CN105427829B - Shift register and its driving method, gate driving circuit and display device - Google Patents
Shift register and its driving method, gate driving circuit and display device Download PDFInfo
- Publication number
- CN105427829B CN105427829B CN201610019067.9A CN201610019067A CN105427829B CN 105427829 B CN105427829 B CN 105427829B CN 201610019067 A CN201610019067 A CN 201610019067A CN 105427829 B CN105427829 B CN 105427829B
- Authority
- CN
- China
- Prior art keywords
- pole
- pull
- switching tube
- node
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
本发明公开了一种移位寄存器及其驱动方法、栅极驱动电路和显示装置。该移位寄存器包括:预充电模块、复位模块、上拉控制模块和放噪模块,预充电模块连接至复位模块和上拉节点,复位模块连接至上拉节点、放噪模块和输出端,上拉控制模块连接至上拉节点、放噪模块和输出端,放噪模块连接至输出端;预充电模块,用于在预充电阶段为上拉节点充电;放噪模块,用于在触控阶段对输出端进行放噪;上拉控制模块,用于在输出阶段将上拉节点的电位上拉并通过输出端输出驱动信号;复位模块,用于在复位阶段对上拉节点和输出端进行复位,以及在放噪阶段对上拉节点和输出端进行放噪。本发明避免了显示装置的触控功能受到影响。
The invention discloses a shift register, a driving method thereof, a grid driving circuit and a display device. The shift register includes: a precharge module, a reset module, a pull-up control module and a noise release module, the precharge module is connected to the reset module and the pull-up node, the reset module is connected to the pull-up node, the noise release module and the output terminal, and the pull-up The control module is connected to the pull-up node, the noise release module and the output terminal, and the noise release module is connected to the output terminal; the pre-charging module is used to charge the pull-up node during the pre-charging stage; the noise release module is used to charge the output terminal during the touch stage. The pull-up control module is used to pull up the potential of the pull-up node and output the drive signal through the output terminal in the output phase; the reset module is used to reset the pull-up node and the output terminal in the reset phase, and The pull-up node and output are denoised during the denoise phase. The invention prevents the touch function of the display device from being affected.
Description
技术领域technical field
本发明涉及显示技术领域,特别涉及一种移位寄存器及其驱动方法、栅极驱动电路和显示装置。The invention relates to the field of display technology, in particular to a shift register, a driving method thereof, a gate driving circuit and a display device.
背景技术Background technique
随着液晶显示装置在生活中的广泛应用,高分辨率与窄边框成为了目前液晶显示装置的发展潮流。液晶显示装置的驱动器主要包括数据驱动器和栅极驱动器,其中,栅极驱动器可以使液晶显示装置实现高分辨率和窄边框显示。栅极驱动电路可以通过覆晶薄膜(Chip On Film,简称:COF)或者晶片贴附在玻璃基板(Chip On Glass,简称:COG)的封装方式设置在显示面板中,也可以通过薄膜晶体管(Thin Film Transistor,简称:TFT)构成集成电路单元而设置在显示面板中。栅极驱动电路一般为移位寄存器的一个极与一根栅线对接,通过栅极驱动电路向栅线输入信号,从而实现像素的逐行扫描。与传统的COF或者COG设计相比,栅极驱动器可以使得液晶显示装置的成本更低,同时减少了一道工序,提高了产量。With the wide application of liquid crystal display devices in daily life, high resolution and narrow frame have become the current development trend of liquid crystal display devices. The driver of the liquid crystal display device mainly includes a data driver and a gate driver, wherein the gate driver can enable the liquid crystal display device to realize high resolution and narrow frame display. The gate drive circuit can be installed in the display panel through the chip on film (Chip On Film, COF for short) or the chip is attached to the glass substrate (Chip On Glass, COG for short), or can be installed in the display panel through the thin film transistor (Thin Film Transistor). A Film Transistor (TFT for short) constitutes an integrated circuit unit and is arranged in the display panel. The gate drive circuit is generally one electrode of the shift register connected to a gate line, and a signal is input to the gate line through the gate drive circuit, thereby realizing progressive scanning of pixels. Compared with the traditional COF or COG design, the gate driver can make the cost of the liquid crystal display device lower, reduce one process and increase the yield.
由于触控显示装置(Touch Panel)具有易用性、操作的多功能性、不断下降的价格和稳步提高的良率等优点,应用越来越普及。触控显示装置可分为外挂式触控显示装置和内嵌式触控显示装置。其中,内嵌式触控显示装置又分为内嵌式(In Cell)触控显示装置和外置式(On Cell)触控显示装置两种。Due to the advantages of the touch display device (Touch Panel), which has the advantages of ease of use, multi-functionality of operation, ever-decreasing price and steadily increasing yield rate, etc., applications are becoming more and more popular. Touch display devices can be classified into plug-in touch display devices and built-in touch display devices. Among them, the in-cell touch display device is further divided into two types: an in-cell (In Cell) touch display device and an external (On Cell) touch display device.
当将栅极驱动器应用于内嵌式触控显示装置中时,栅极驱动器输出的驱动信号会干扰到触控信号,从而使得触控显示装置的触控功能受到影响。When the gate driver is applied to an in-cell touch display device, the driving signal output by the gate driver will interfere with the touch signal, thereby affecting the touch function of the touch display device.
发明内容Contents of the invention
本发明提供一种移位寄存器及其驱动方法、栅极驱动电路和显示装置,用于避免显示装置的触控功能受到影响。The invention provides a shift register and its driving method, a gate driving circuit and a display device, which are used to prevent the touch function of the display device from being affected.
为实现上述目的,本发明提供了一种移位寄存器,包括:预充电模块、复位模块、上拉控制模块和放噪模块,所述预充电模块连接至所述复位模块和上拉节点,所述复位模块连接至上拉节点、放噪模块和输出端,所述上拉控制模块连接至上拉节点、所述放噪模块和输出端,所述放噪模块连接至输出端;To achieve the above object, the present invention provides a shift register, including: a pre-charging module, a reset module, a pull-up control module and a noise release module, the pre-charging module is connected to the reset module and the pull-up node, so The reset module is connected to the pull-up node, the noise release module and the output terminal, the pull-up control module is connected to the pull-up node, the noise release module and the output terminal, and the noise release module is connected to the output terminal;
所述预充电模块,用于在预充电阶段为上拉节点充电;The pre-charging module is used to charge the pull-up node during the pre-charging phase;
所述放噪模块,用于在触控阶段对输出端进行放噪;The noise release module is used to release noise on the output terminal during the touch stage;
所述上拉控制模块,用于在输出阶段将上拉节点的电位上拉并通过输出端输出驱动信号;The pull-up control module is used to pull up the potential of the pull-up node and output the driving signal through the output terminal in the output stage;
所述复位模块,用于在复位阶段对上拉节点和输出端进行复位,以及在放噪阶段对上拉节点和输出端进行放噪。The reset module is used to reset the pull-up node and the output terminal in the reset phase, and release noise to the pull-up node and the output terminal in the noise release phase.
可选地,还包括:补偿模块,所述补偿模块连接至上拉节点;Optionally, it also includes: a compensation module connected to the pull-up node;
所述补偿模块,用于在触控阶段为上拉节点充电。The compensation module is used for charging the pull-up node during the touch control phase.
可选地,还包括:下拉控制模块,所述下拉控制模块连接至上拉节点、下拉节点和复位模块;Optionally, it also includes: a pull-down control module, the pull-down control module is connected to the pull-up node, the pull-down node and the reset module;
所述下拉控制模块,用于将下拉节点的电位拉低。The pull-down control module is used to pull down the potential of the pull-down node.
可选地,在正向扫描时,所述预充电模块包括第一开关管;Optionally, during forward scanning, the pre-charging module includes a first switching tube;
第一开关管的控制极和信号输入端连接;The control pole of the first switch tube is connected to the signal input terminal;
第一开关管的第一极和第一电源连接;The first pole of the first switch tube is connected to the first power supply;
第一开关管的第二极和上拉节点连接。The second pole of the first switch tube is connected to the pull-up node.
可选地,在正向扫描时,所述复位模块包括:第二开关管、第四开关管、第七开关管、第八开关管、第九开关管和第十开关管;Optionally, during forward scanning, the reset module includes: a second switch tube, a fourth switch tube, a seventh switch tube, an eighth switch tube, a ninth switch tube, and a tenth switch tube;
第二开关管的控制极和复位信号端连接,第二开关管的第一极与上拉节点连接,第二开关管的第二极与第二电源连接;The control pole of the second switch tube is connected to the reset signal terminal, the first pole of the second switch tube is connected to the pull-up node, and the second pole of the second switch tube is connected to the second power supply;
第四开关管的控制极与下拉节点连接,第四开关管的第一极与上拉控制模块、输出端和放躁模块连接,第四开关管的第二极与第三电源和放噪模块连接;The control pole of the fourth switch tube is connected to the pull-down node, the first pole of the fourth switch tube is connected to the pull-up control module, the output terminal, and the irritating module, and the second pole of the fourth switch tube is connected to the third power supply and the noise release module connect;
第七开关管的控制极与上拉节点连接,第七开关管的第一极与第八开关管的控制极和第九开关管的第二极连接,第七开关管的第二极与第三电源连接;The control pole of the seventh switch tube is connected to the pull-up node, the first pole of the seventh switch tube is connected to the control pole of the eighth switch tube and the second pole of the ninth switch tube, and the second pole of the seventh switch tube is connected to the second pole of the seventh switch tube. Three power connections;
第八开关管的控制极与第九开关管的第二极连接,第八开关管的第一极与第四电源和第九开关管的控制极连接,第八开关管的第二极与下拉节点连接;The control pole of the eighth switch tube is connected to the second pole of the ninth switch tube, the first pole of the eighth switch tube is connected to the fourth power supply and the control pole of the ninth switch tube, and the second pole of the eighth switch tube is connected to the pull-down node connection;
第九开关管的控制极与第九开关管的第一极和第四电源连接;The control pole of the ninth switch tube is connected to the first pole of the ninth switch tube and the fourth power supply;
第十开关管的控制极与下拉节点连接,第十开关管的第一极与上拉节点连接,第十开关管的第二极与第三电源连接。The control pole of the tenth switch tube is connected to the pull-down node, the first pole of the tenth switch tube is connected to the pull-up node, and the second pole of the tenth switch tube is connected to the third power supply.
可选地,在反向扫描时,所述预充电模块包括第二开关管;Optionally, during reverse scanning, the pre-charging module includes a second switch tube;
第二开关管的控制极和复位信号端连接;The control pole of the second switch tube is connected to the reset signal terminal;
第二开关管的第一极和上拉节点连接;The first pole of the second switch tube is connected to the pull-up node;
第二开关管的第二极和第二电源连接。The second pole of the second switch tube is connected to the second power supply.
可选地,在反向扫描时,所述复位模块包括:第一开关管、第四开关管、第七开关管、第八开关管、第九开关管和第十开关管;Optionally, during reverse scanning, the reset module includes: a first switch tube, a fourth switch tube, a seventh switch tube, an eighth switch tube, a ninth switch tube, and a tenth switch tube;
第一开关管的控制极和信号输入端连接,第一开关管的第一极与第一电源连接,第一开关管的第二极与上拉节点连接;The control pole of the first switch tube is connected to the signal input terminal, the first pole of the first switch tube is connected to the first power supply, and the second pole of the first switch tube is connected to the pull-up node;
第四开关管的控制极与下拉节点连接,第四开关管的第一极与上拉控制模块、输出端和放躁模块连接,第四开关管的第二极与第三电源和放噪模块连接;The control pole of the fourth switch tube is connected to the pull-down node, the first pole of the fourth switch tube is connected to the pull-up control module, the output terminal, and the irritating module, and the second pole of the fourth switch tube is connected to the third power supply and the noise release module connect;
第七开关管的控制极与上拉节点连接,第七开关管的第一极与第八开关管的控制极和第九开关管的第二极连接,第七开关管的第二极与第三电源连接;The control pole of the seventh switch tube is connected to the pull-up node, the first pole of the seventh switch tube is connected to the control pole of the eighth switch tube and the second pole of the ninth switch tube, and the second pole of the seventh switch tube is connected to the second pole of the seventh switch tube. Three power connections;
第八开关管的控制极与第九开关管的第二极连接,第八开关管的第一极与第四电源和第九开关管的控制极连接,第八开关管的第二极与下拉节点连接;The control pole of the eighth switch tube is connected to the second pole of the ninth switch tube, the first pole of the eighth switch tube is connected to the fourth power supply and the control pole of the ninth switch tube, and the second pole of the eighth switch tube is connected to the pull-down node connection;
第九开关管的控制极与第九开关管的第一极和第四电源连接;The control pole of the ninth switch tube is connected to the first pole of the ninth switch tube and the fourth power supply;
第十开关管的控制极与下拉节点连接,第十开关管的第一极与上拉节点连接,第十开关管的第二极与第三电源连接。The control pole of the tenth switch tube is connected to the pull-down node, the first pole of the tenth switch tube is connected to the pull-up node, and the second pole of the tenth switch tube is connected to the third power supply.
可选地,所述上拉控制模块包括:第三开关管和电容;Optionally, the pull-up control module includes: a third switch tube and a capacitor;
第三开关管的控制极与上拉节点连接,第三开关管的第一极与时钟信号端连接,第三开关管的第二极与电容的第二端、输出端和放噪模块连接;The control pole of the third switch tube is connected to the pull-up node, the first pole of the third switch tube is connected to the clock signal terminal, and the second pole of the third switch tube is connected to the second terminal of the capacitor, the output terminal and the noise release module;
电容的第一端与上拉节点连接,电容的第二端与输出端、复位模块和放噪模块连接。The first end of the capacitor is connected to the pull-up node, and the second end of the capacitor is connected to the output end, the reset module and the noise release module.
可选地,所述放噪模块包括:第五开关管;Optionally, the noise release module includes: a fifth switch tube;
第五开关管的控制极与开关电源连接,第五开关管的第一极与复位模块、输出端和上拉控制模块连接,第五开关管的第二极与复位模块和第三电源连接。The control pole of the fifth switch tube is connected to the switching power supply, the first pole of the fifth switch tube is connected to the reset module, the output terminal and the pull-up control module, and the second pole of the fifth switch tube is connected to the reset module and the third power supply.
可选地,所述补偿模块包括:第十一开关管、第十二开关管和第十三开关管;Optionally, the compensation module includes: an eleventh switch tube, a twelfth switch tube, and a thirteenth switch tube;
第十一开关管的控制极与第十二开关管的第二极和第十三开关管的第一极连接,第十一开关管的第一极与开关电源和第十二开关管的第一极连接,第十一开关管的第二极与上拉节点连接;The control pole of the eleventh switch tube is connected to the second pole of the twelfth switch tube and the first pole of the thirteenth switch tube, and the first pole of the eleventh switch tube is connected to the switching power supply and the first pole of the twelfth switch tube. One pole is connected, and the second pole of the eleventh switch tube is connected to the pull-up node;
第十二开关管的控制极与上拉节点连接,第十二开关管的第一极与开关电源连接,第十二开关的第二极与第十三开关管的第一极连接;The control pole of the twelfth switch tube is connected to the pull-up node, the first pole of the twelfth switch tube is connected to the switching power supply, and the second pole of the twelfth switch is connected to the first pole of the thirteenth switch tube;
第十三开关管的控制极与下拉节点连接,第十三开关管的第二极与第三电源连接。The control pole of the thirteenth switch tube is connected to the pull-down node, and the second pole of the thirteenth switch tube is connected to the third power supply.
可选地,所述下拉控制模块包括:第六开关管;Optionally, the pull-down control module includes: a sixth switch tube;
第六开关管的控制极与上拉节点连接,第六开关管的第一极与下拉节点连接,第六开关管的第二极与第三电源连接。The control pole of the sixth switching transistor is connected to the pull-up node, the first pole of the sixth switching transistor is connected to the pull-down node, and the second pole of the sixth switching transistor is connected to the third power supply.
为实现上述目的,本发明提供了一种栅极驱动电路,包括:多个级联的上述移位寄存器。To achieve the above object, the present invention provides a gate drive circuit, comprising: a plurality of the above-mentioned shift registers cascaded.
为实现上述目的,本发明提供了一种显示装置,包括:上述栅极驱动电路。To achieve the above object, the present invention provides a display device, comprising: the above gate driving circuit.
为实现上述目的,本发明提供了一种移位寄存器的驱动方法,包括:In order to achieve the above object, the present invention provides a driving method of a shift register, comprising:
在预充电阶段:预充电模块为上拉节点充电;In the pre-charging phase: the pre-charging module charges the pull-up node;
在触控阶段:放噪模块对输出端进行放噪;In the touch stage: the noise reduction module performs noise reduction on the output terminal;
在输出阶段:上拉控制模块将上拉节点的电位上拉并通过输出端输出驱动信号;In the output stage: the pull-up control module pulls up the potential of the pull-up node and outputs the driving signal through the output terminal;
在复位阶段:复位模块对上拉节点和输出端进行复位,以及在放噪阶段对上拉节点和输出端进行放噪。In the reset phase: the reset module resets the pull-up node and the output terminal, and performs noise release on the pull-up node and the output terminal in the noise release phase.
本发明具有以下有益效果:The present invention has the following beneficial effects:
本发明提供的移位寄存器及其驱动方法、栅极驱动电路和显示装置的技术方案中,移位寄存器包括预充电模块、复位模块、上拉控制模块和放噪模块,其中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响。In the technical solutions of the shift register and its driving method, gate drive circuit and display device provided by the present invention, the shift register includes a pre-charging module, a reset module, a pull-up control module and a noise release module, wherein the noise release module is During the touch control stage, noise is released on the output terminal, which avoids the interference of the driving signal output by the output terminal on the touch signal, thereby preventing the touch function of the display device from being affected.
附图说明Description of drawings
图1为本发明实施例一提供的一种移位寄存器的结构示意图;FIG. 1 is a schematic structural diagram of a shift register provided by Embodiment 1 of the present invention;
图2为本发明实施例二提供的一种移位寄存器的结构示意图;FIG. 2 is a schematic structural diagram of a shift register provided by Embodiment 2 of the present invention;
图3为图2中的移位寄存器在第一种模式下进行正向扫描的示意图;FIG. 3 is a schematic diagram of forward scanning of the shift register in FIG. 2 in the first mode;
图4为图2中的移位寄存器在第二种模式下进行正向扫描的示意图;FIG. 4 is a schematic diagram of forward scanning of the shift register in FIG. 2 in the second mode;
图5为未对上拉节点进行补偿的示意图;Fig. 5 is a schematic diagram of not compensating the pull-up node;
图6为本发明实施例三提供的一种移位寄存器的结构示意图;FIG. 6 is a schematic structural diagram of a shift register provided by Embodiment 3 of the present invention;
图7为本发明实施例四提供的一种栅极驱动电路的结构示意图。FIG. 7 is a schematic structural diagram of a gate driving circuit provided by Embodiment 4 of the present invention.
具体实施方式detailed description
为使本领域的技术人员更好地理解本发明的技术方案,下面结合附图对本发明提供的移位寄存器及其驱动方法、栅极驱动电路和显示装置进行详细描述。In order for those skilled in the art to better understand the technical solution of the present invention, the shift register and its driving method, gate driving circuit and display device provided by the present invention will be described in detail below with reference to the accompanying drawings.
图1为本发明实施例一提供的一种移位寄存器的结构示意图,如图1所示,该移位寄存器包括:预充电模块1、复位模块2、上拉控制模块3和放噪模块4,预充电模块1连接至复位模块2和上拉节点PU,复位模块2连接至上拉节点PU、放噪模块4和输出端Output,上拉控制模块3连接至上拉节点PU、放噪模块4和输出端Output,放噪模块4连接至输出端Output。Fig. 1 is a schematic structural diagram of a shift register provided by Embodiment 1 of the present invention. As shown in Fig. 1, the shift register includes: a pre-charging module 1, a reset module 2, a pull-up control module 3 and a noise releasing module 4 , the pre-charging module 1 is connected to the reset module 2 and the pull-up node PU, the reset module 2 is connected to the pull-up node PU, the noise release module 4 and the output terminal Output, and the pull-up control module 3 is connected to the pull-up node PU, the noise release module 4 and the output terminal Output. The output terminal Output, the noise reduction module 4 is connected to the output terminal Output.
预充电模块1用于在预充电阶段为上拉节点充电。放噪模块4用于在触控阶段对输出端进行放噪。上拉控制模块3用于在输出阶段将上拉节点PU的电位上拉并通过输出端输出驱动信号。复位模块2用于在复位阶段对上拉节点PU和输出端Output进行复位,以及在放噪阶段对上拉节点PU和输出端Output进行放噪。The pre-charging module 1 is used for charging the pull-up node during the pre-charging phase. The noise release module 4 is used to release noise on the output terminal during the touch stage. The pull-up control module 3 is used for pulling up the potential of the pull-up node PU in the output stage and outputting a driving signal through the output terminal. The reset module 2 is used to reset the pull-up node PU and the output terminal Output in the reset phase, and to release noise to the pull-up node PU and the output terminal Output in the noise release phase.
进一步地,该移位寄存器还包括:补偿模块5,补偿模块5连接至上拉节点PU,补偿模块5用于在触控阶段为上拉节点充电。Further, the shift register further includes: a compensation module 5 connected to the pull-up node PU, and the compensation module 5 is used for charging the pull-up node during the touch control phase.
进一步地,该移位寄存器还包括:下拉控制模块6,下拉控制模块连接至上拉节点PU和下拉节点PD,复位模块2还连接至下拉节点PD。下拉控制模块6用于将下拉节点PD的电位拉低。Further, the shift register further includes: a pull-down control module 6, the pull-down control module is connected to the pull-up node PU and the pull-down node PD, and the reset module 2 is also connected to the pull-down node PD. The pull-down control module 6 is used to pull down the potential of the pull-down node PD.
本实施例提供的移位寄存器包括预充电模块、复位模块、上拉控制模块和放噪模块,其中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响。The shift register provided in this embodiment includes a precharge module, a reset module, a pull-up control module and a noise release module, wherein the noise release module performs noise release on the output terminal during the touch stage, avoiding the impact of the drive signal output by the output terminal on the output terminal. The interference of the touch signal prevents the touch function of the display device from being affected.
图2为本发明实施例二提供的一种移位寄存器的结构示意图,如图2所示,该移位寄存器在上述实施例一的基础上,预充电模块1包括第一开关管M1,第一开关管M1的控制极和信号输入端Input连接,第一开关管M1的第一极和第一电源连接,第一开关管M1的第二极和上拉节点PU连接。FIG. 2 is a schematic structural diagram of a shift register provided by Embodiment 2 of the present invention. As shown in FIG. The control pole of a switch M1 is connected to the signal input terminal Input, the first pole of the first switch M1 is connected to the first power supply, and the second pole of the first switch M1 is connected to the pull-up node PU.
本实施例中,复位模块2包括:第二开关管M2、第四开关管M4、第七开关管M7、第八开关管M8、第九开关管M9和第十开关管M10。第二开关管M2的控制极和复位信号端RESET连接,第二开关管M2的第一极与上拉节点PU连接,第二开关管M2的第二极与第二电源连接;第四开关管M4的控制极与下拉节点PD连接,第四开关管M4的第一极与上拉控制模块3、输出端Output和放躁模块4连接,第四开关管M4的第二极与第三电源和放噪模块4连接;第七开关管M7的控制极与上拉节点PU连接,第七开关管M7的第一极与第八开关管M8的控制极和第九开关管M9的第二极连接,第七开关管M7的第二极与第三电源连接;第八开关管M8的控制极与第九开关管M9的第二极连接,第八开关管M8的第一极与第四电源和第九开关管M9的控制极连接,第八开关管M8的第二极与下拉节点PD连接;第九开关管M9的控制极与第九开关管M9的第一极和第四电源连接;第十开关管M10的控制极与下拉节点PD连接,第十开关管M10的第一极与上拉节点PU连接,第十开关管M10的第二极与第三电源连接。In this embodiment, the reset module 2 includes: a second switch M2 , a fourth switch M4 , a seventh switch M7 , an eighth switch M8 , a ninth switch M9 and a tenth switch M10 . The control pole of the second switching tube M2 is connected to the reset signal terminal RESET, the first pole of the second switching tube M2 is connected to the pull-up node PU, and the second pole of the second switching tube M2 is connected to the second power supply; the fourth switching tube The control pole of M4 is connected to the pull-down node PD, the first pole of the fourth switching tube M4 is connected to the pull-up control module 3, the output terminal Output and the dissipating module 4, and the second pole of the fourth switching tube M4 is connected to the third power supply and The noise release module 4 is connected; the control pole of the seventh switching tube M7 is connected to the pull-up node PU, and the first pole of the seventh switching tube M7 is connected to the control pole of the eighth switching tube M8 and the second pole of the ninth switching tube M9 , the second pole of the seventh switching tube M7 is connected to the third power supply; the control pole of the eighth switching tube M8 is connected to the second pole of the ninth switching tube M9, and the first pole of the eighth switching tube M8 is connected to the fourth power supply and The control pole of the ninth switching tube M9 is connected, the second pole of the eighth switching tube M8 is connected to the pull-down node PD; the control pole of the ninth switching tube M9 is connected to the first pole of the ninth switching tube M9 and the fourth power supply; The control pole of the tenth switch M10 is connected to the pull-down node PD, the first pole of the tenth switch M10 is connected to the pull-up node PU, and the second pole of the tenth switch M10 is connected to the third power supply.
本实施例中,上拉控制模块3包括:第三开关管M3和电容C1。第三开关管M3的控制极与上拉节点PU连接,第三开关管M3的第一极与时钟信号端连接,第三开关管M3的第二极与电容C1的第二端、输出端Output和放噪模块5连接;电容C1的第一端与上拉节点PU连接,电容C1的第二端与输出端Output、复位模块2和放噪模块5连接。In this embodiment, the pull-up control module 3 includes: a third switch tube M3 and a capacitor C1. The control pole of the third switching tube M3 is connected to the pull-up node PU, the first pole of the third switching tube M3 is connected to the clock signal terminal, the second pole of the third switching tube M3 is connected to the second terminal of the capacitor C1 and the output terminal Output It is connected with the noise release module 5 ; the first end of the capacitor C1 is connected with the pull-up node PU, and the second end of the capacitor C1 is connected with the output terminal Output, the reset module 2 and the noise release module 5 .
本实施例中,放噪模块4包括:第五开关管M5,第五开关管M5的控制极与开关电源SW连接,第五开关管M5的第一极与复位模块2、输出端Output和上拉控制模块3连接,第五开关管M5的第二极与复位模块2和第三电源连接。In this embodiment, the noise release module 4 includes: a fifth switching tube M5, the control pole of the fifth switching tube M5 is connected to the switching power supply SW, the first pole of the fifth switching tube M5 is connected to the reset module 2, the output terminal Output and the upper The pull control module 3 is connected, and the second pole of the fifth switching tube M5 is connected with the reset module 2 and the third power supply.
本实施例中,补偿模块5包括:第十一开关管M11、第十二开关管M12和第十三开关管M13。第十一开关管M11的控制极与第十二开关管M12的第二极和第十三开关管M13的第一极连接,第十一开关管M11的第一极与开关电源SW和第十二开关管M12的第一极连接,第十一开关管M11的第二极与上拉节点PU连接;第十二开关管M12的控制极与上拉节点PU连接,第十二开关管M12的第一极与开关电源SW连接,第十二开关M12的第二极与第十三开关管M13的第一极连接;第十三开关管M13的控制极与下拉节点PD连接,第十三开关管M13的第二极与第三电源连接。In this embodiment, the compensation module 5 includes: an eleventh switch M11 , a twelfth switch M12 and a thirteenth switch M13 . The control pole of the eleventh switching tube M11 is connected to the second pole of the twelfth switching tube M12 and the first pole of the thirteenth switching tube M13, and the first pole of the eleventh switching tube M11 is connected to the switching power supply SW and the tenth switching tube M11. The first pole of the second switching tube M12 is connected, the second pole of the eleventh switching tube M11 is connected to the pull-up node PU; the control pole of the twelfth switching tube M12 is connected to the pull-up node PU, and the The first pole is connected to the switching power supply SW, the second pole of the twelfth switch M12 is connected to the first pole of the thirteenth switch M13; the control pole of the thirteenth switch M13 is connected to the pull-down node PD, and the thirteenth switch The second pole of the tube M13 is connected with the third power supply.
本实施例中,下拉控制模块6包括:第六开关管M6。第六开关管M6的控制极与上拉节点PU连接,第六开关管M6的第一极与下拉节点PD连接,第六开关管M6的第二极与第三电源连接。In this embodiment, the pull-down control module 6 includes: a sixth switch tube M6. The control pole of the sixth switch M6 is connected to the pull-up node PU, the first pole of the sixth switch M6 is connected to the pull-down node PD, and the second pole of the sixth switch M6 is connected to the third power supply.
具体地,第四开关管M4的第一极与第五开关管M5的第一极和第三开关管M3的第二极、电容C1的第二端和输出端Output连接,第四开关管M4的第二极与第五开关管M5的第二极和第三电源连接。第十开关管M10的控制极连接至下拉节点PD。第三开关管M3的第二极与第四开关管M4的第一极、第五开关管M5的第一极、电容C1的第二端和输出端Output连接。电容C1的第二端与第四开关管M4的第一极、第五开关管M5的第一极和输出端Output连接。Specifically, the first pole of the fourth switch M4 is connected to the first pole of the fifth switch M5, the second pole of the third switch M3, the second end of the capacitor C1 and the output terminal Output, and the fourth switch M4 The second pole of the fifth switching tube M5 is connected to the second pole of the third power supply. The control electrode of the tenth switching transistor M10 is connected to the pull-down node PD. The second pole of the third switch M3 is connected to the first pole of the fourth switch M4, the first pole of the fifth switch M5, the second terminal of the capacitor C1 and the output terminal Output. The second end of the capacitor C1 is connected to the first pole of the fourth switch M4 , the first pole of the fifth switch M5 and the output terminal Output.
下面通过图3至图5对本实施例提供的移位寄存器的工作过程进行详细描述。The working process of the shift register provided by this embodiment will be described in detail below with reference to FIGS. 3 to 5 .
本实施例中移位寄存器可通过级联的方式形成栅极驱动电路。本实施例中移位寄存器可实现两种模式的栅极驱动过程。In this embodiment, the shift registers can be cascaded to form a gate driving circuit. In this embodiment, the shift register can implement gate driving processes in two modes.
图3为图2中的移位寄存器在第一种模式下进行正向扫描的示意图,结合图2和图3所示,第一种模式为兼容模式,该种模式分为预充电阶段、输出阶段、复位阶段和放噪阶段。Figure 3 is a schematic diagram of the forward scan of the shift register in Figure 2 in the first mode, combined with Figure 2 and Figure 3, the first mode is a compatible mode, which is divided into pre-charging phase, output phase, reset phase and noise release phase.
在预充电阶段,第一开关管M1在信号输入端Input(N)输出的输入信号的控制下导通,其中,信号输入端Input(N)输出的输入信号为上一级移位寄存器的输出端Output(N-1)输出的输出信号,上一级移位寄存器的输出端Output(N-1)输出的输出信号为高电平信号。时钟信号端输出的时钟信号CLK为低电平信号,由于第一开关管M1导通,因此第一电源通过第一开关管M1向电容C1充电,使得上拉节点PU的电压拉高,此时第一电源输出的电压为电压VDD,第一电源输出的电压VDD为高电平。第三开关管M3、第六开关管M6和第七开关管M7在PU的电压的控制下导通,此时PU点的电压为高电平。第七开关管M7导通,使得第八开关管M8的栅极的电压为第三电源输出的电压VGL,第八开关管M8在第三电源输出的电压VGL的控制下关闭,此时,第三电源输出的电压VGL为低电平。第六开关管M6导通,使得下拉节点PD的电压为第三电源输出的电压,由于第三电源输出的电压VGL为低电平,因此下拉节点PD的电压为低电平,第四开关管M4和第十开关管M10在下拉节点PD的电压的控制下关闭。第五开关管M5在开关电源SW输出的电压的控制下关闭,此时开关电源SW输出的电压为低电平。第四开关管M4、第五开关管M5和第十开关管M10关闭,从而保证了输出端Output的信号稳定性输出。In the pre-charging stage, the first switch tube M1 is turned on under the control of the input signal output from the signal input terminal Input (N), wherein the input signal output from the signal input terminal Input (N) is the output of the upper stage shift register The output signal output from the terminal Output(N-1), the output signal output from the output terminal Output(N-1) of the upper stage shift register is a high-level signal. The clock signal CLK output by the clock signal terminal is a low-level signal. Since the first switch tube M1 is turned on, the first power supply charges the capacitor C1 through the first switch tube M1, so that the voltage of the pull-up node PU is pulled up. At this time The voltage output by the first power supply is the voltage VDD, and the voltage VDD output by the first power supply is at a high level. The third switching tube M3 , the sixth switching tube M6 and the seventh switching tube M7 are turned on under the control of the voltage of the PU, and the voltage of the PU point is at a high level at this time. The seventh switching tube M7 is turned on, so that the voltage of the gate of the eighth switching tube M8 is the voltage VGL output by the third power supply, and the eighth switching tube M8 is turned off under the control of the voltage VGL output by the third power supply. The voltage VGL output by the three power supplies is at a low level. The sixth switch tube M6 is turned on, so that the voltage of the pull-down node PD is the voltage output by the third power supply. Since the voltage VGL output by the third power supply is at a low level, the voltage of the pull-down node PD is at a low level, and the fourth switch tube M4 and the tenth switch M10 are turned off under the control of the voltage of the pull-down node PD. The fifth switching tube M5 is turned off under the control of the voltage output by the switching power supply SW, and at this time the voltage output by the switching power supply SW is at a low level. The fourth switching tube M4, the fifth switching tube M5 and the tenth switching tube M10 are turned off, thereby ensuring the stable output of the signal at the output terminal Output.
在输出阶段,第五开关管M5在开关电源SW输出的电压的控制下关闭,此时开关电源SW输出的电压为低电平。第十二开关管M12在上拉节点PU的电压的控制下导通,则第十一开关管M11在开关电源SW输出的电压的控制下关闭,第十三开关管M13在下拉节点PD的电压的控制下关闭,此时下拉节点PD输出的电压为低电平。此时,第一开关管M1在信号输入端Input(N)输出的输入信号的控制下关闭,其中,信号输入端Input(N)输出的输入信号为上一级移位寄存器的输出端Output(N-1)输出的输出信号,上一级移位寄存器的输出端Output(N-1)输出的输出信号为低电平信号。上拉节点PU的电压保持高电平,因此第三开关管M3在上拉节点PU的电压的控制下保持导通。此时,由于时钟信号输出端CLK输出的时钟信号为高电平,因此上拉节点PU的电压在自举效应(bootstrapping)的作用下电压被放大,最后实现向输出端Output传输驱动信号,以供输出端Output输出驱动信号。此时,第六开关管M6和第七开关管M7在PU点的电压的控制下仍然处于导通状态,使得第四开关管M4和第十开关管M10仍然处于关闭状态,而第五开关管M5在开关电源SW输出的电压的控制下仍然处于关闭状态,从而保证了输出端Output的信号稳定性输出。In the output stage, the fifth switching tube M5 is turned off under the control of the voltage output by the switching power supply SW, and at this time the voltage output by the switching power supply SW is at a low level. The twelfth switching tube M12 is turned on under the control of the voltage of the pull-up node PU, the eleventh switching tube M11 is turned off under the control of the voltage output by the switching power supply SW, and the thirteenth switching tube M13 is turned on under the control of the voltage of the pull-up node PD. Closed under the control of the pull-down node PD output voltage is low at this time. At this time, the first switching tube M1 is turned off under the control of the input signal output by the signal input terminal Input (N), wherein the input signal output by the signal input terminal Input (N) is the output terminal Output ( The output signal output by N-1), the output signal output by the output terminal Output (N-1) of the shift register of the upper stage is a low-level signal. The voltage of the pull-up node PU remains at a high level, so the third switch M3 remains turned on under the control of the voltage of the pull-up node PU. At this time, since the clock signal output by the clock signal output terminal CLK is at a high level, the voltage of the pull-up node PU is amplified under the action of the bootstrapping effect (bootstrapping), and finally the driving signal is transmitted to the output terminal Output to achieve For the output terminal Output to output the driving signal. At this time, the sixth switch tube M6 and the seventh switch tube M7 are still in the on state under the control of the voltage at the PU point, so that the fourth switch tube M4 and the tenth switch tube M10 are still in the off state, and the fifth switch tube M10 is still in the off state. M5 is still in a closed state under the control of the voltage output by the switching power supply SW, thereby ensuring the stable output of the signal at the output terminal Output.
在复位阶段,第二开关管M2在复位信号端RESET输出的复位信号的控制下导通,其中,复位信号端RESET输出的复位信号为下一级移位寄存器的输出端Output(N+1)输出的输出信号,下一级移位寄存器的输出端Output(N+1)输出的输出信号为高电平信号。第二开关管M2导通后,上拉节点PU的电压在第二电源输出的电压VSS的影响下被拉低至第二电源输出的电压,此时由于第二电源输出的电压VSS为低电平,则上拉节点PU的电压为低电平,从而使得第三开关管M3、第六开关管M6和第七开关管M7关闭。第九开关管M9和第八开关管M8在第四电源输出的电压VGH的控制下导通,第四电源输出的电压VGH为高电平,从而使得下拉节点PD的电压被拉高,下拉节点PD的电压为高电平。第四开关管M4和第十开关管M10在下拉节点PD的控制下导通,以将上拉节点PU的电压通过第十开关管M10拉低至第三电源输出的电压VGL以及将输出端Output的电压通过第四开关管M4拉低至第三电源输出的电压VGL,第三电源输出的电压VGL为低电平。In the reset phase, the second switch tube M2 is turned on under the control of the reset signal output by the reset signal terminal RESET, wherein the reset signal output by the reset signal terminal RESET is the output terminal Output(N+1) of the next stage shift register The output signal output, the output signal output by the output terminal Output (N+1) of the shift register of the next stage is a high level signal. After the second switch tube M2 is turned on, the voltage of the pull-up node PU is pulled down to the voltage output by the second power supply under the influence of the voltage VSS output by the second power supply. level, the voltage of the pull-up node PU is at low level, so that the third switch M3, the sixth switch M6 and the seventh switch M7 are turned off. The ninth switching tube M9 and the eighth switching tube M8 are turned on under the control of the voltage VGH output by the fourth power supply, and the voltage VGH output by the fourth power supply is at a high level, so that the voltage of the pull-down node PD is pulled up, and the voltage of the pull-down node PD is pulled up. The voltage of PD is high level. The fourth switching tube M4 and the tenth switching tube M10 are turned on under the control of the pull-down node PD, so as to pull down the voltage of the pull-up node PU to the voltage VGL output by the third power supply through the tenth switching tube M10 and turn the output terminal Output The voltage of the third power supply is pulled down to the voltage VGL output by the third power supply through the fourth switch tube M4, and the voltage VGL output by the third power supply is at a low level.
在放噪阶段,输出端Output无信号输出,第一开关管M1保持关闭状态。第八开关管M8和第九开关管M9保持导通状态,使得下拉节点PD的电压在输出端Output无信号输出时保持高电平,第四开关管M4和第十开关管M10导通,第十开关管M10不断对上拉节点PU进行放噪,第四开关管M4不断对输出端Output进行放噪,上述放噪过程可使得由时钟信号端产生的耦合噪声(Coupling Noise)得以消除,从而保证了信号输出的稳定性。In the noise release stage, the output terminal Output has no signal output, and the first switching tube M1 remains in a closed state. The eighth switch M8 and the ninth switch M9 are kept on, so that the voltage of the pull-down node PD remains at a high level when there is no signal output from the output terminal Output, the fourth switch M4 and the tenth switch M10 are turned on, and the fourth switch M4 and the tenth switch M10 are turned on. The tenth switch tube M10 continuously releases noise to the pull-up node PU, and the fourth switch tube M4 continuously releases noise to the output terminal Output. The above noise release process can eliminate the coupling noise (Coupling Noise) generated by the clock signal terminal, thereby The stability of the signal output is guaranteed.
在下一帧画面显示到来之前,该栅极移位寄存器一直重复放噪阶段不断进行放噪处理。在当前帧画面显示结束到下一帧画面到来之前,即:场消隐(V-Blank)阶段,第五开关管M5在开关电源SW输出的电压的控制下导通,对输出端Output进行放噪,此时开关电源SW输出的电压为高电平。但由于该上拉节点PU的电压为低电平,则第十二开关管M12在上拉节点PU的电压的控制下关闭,以使第十一开关管M11和第十三开关管M13也关闭;由于下拉节点PD的电压为高电平,则第十三开关管M13在下拉节点PD的电压的控制下导通。当第十三开关管M13导通时,由于第十三开关管M13的第二极连接至第三电源,而第三电源输出的电压VGL为低电平,因此第十三开关管M13会对十一开关管M11和第十二开关管M12进行放电以将多余的电荷导出,有效降低了开关电源SW和上拉节点PU之间的耦合电容,避免了将其它行的上拉节点PU的电压拉高而导致的影响其它行显示的问题,从而提高了显示质量。其中,当需要执行触控功能时,还可在场消隐阶段实现触控过程,由于场消隐阶段不断对输出端Output进行放噪,因此可避免输出端输出的驱动信号对触控信号的干扰。由上述内容可知,兼容模式可以用于场消隐阶段进行触控的场消隐模式。此外,当显示装置不执行上述触控阶段时,兼容模式还可以用于不进行触控的显示模式。综上,兼容模式可兼容显示模式和场消隐模式,因此该兼容模式可兼容传统的栅极驱动模式和内嵌式触控的场消隐的栅极驱动模式。此阶段在图中未具体示出。Before the next frame is displayed, the gate shift register keeps repeating the noise-releasing stage and continuously performs noise-releasing processing. Before the display of the current frame picture ends and the arrival of the next frame picture, that is: in the V-Blank stage, the fifth switching tube M5 is turned on under the control of the voltage output by the switching power supply SW, and the output terminal Output is amplified. noise, at this time the voltage output by the switching power supply SW is at a high level. However, since the voltage of the pull-up node PU is at a low level, the twelfth switch M12 is turned off under the control of the voltage of the pull-up node PU, so that the eleventh switch M11 and the thirteenth switch M13 are also turned off. ; Since the voltage of the pull-down node PD is at a high level, the thirteenth switching transistor M13 is turned on under the control of the voltage of the pull-down node PD. When the thirteenth switching tube M13 is turned on, since the second pole of the thirteenth switching tube M13 is connected to the third power supply, and the voltage VGL output by the third power supply is at a low level, the thirteenth switching tube M13 will The eleventh switching tube M11 and the twelfth switching tube M12 are discharged to discharge excess charge, effectively reducing the coupling capacitance between the switching power supply SW and the pull-up node PU, and avoiding the voltage of the pull-up node PU of other rows The problem of affecting the display of other lines caused by pulling it high, thus improving the display quality. Among them, when the touch function needs to be performed, the touch process can also be realized in the vertical blanking stage. Since the output terminal Output is continuously denoised during the vertical blanking stage, the interference of the driving signal output by the output terminal on the touch signal can be avoided. . It can be known from the above content that the compatibility mode can be used in the vertical blanking mode in which touch is performed during the vertical blanking phase. In addition, when the display device does not perform the above-mentioned touch stage, the compatibility mode can also be used in a display mode that does not perform touch. In summary, the compatibility mode is compatible with the display mode and the vertical blanking mode, so the compatibility mode is compatible with the traditional gate driving mode and the vertical blanking gate driving mode of the in-cell touch. This stage is not specifically shown in the figure.
图4为图2中的移位寄存器在第二种模式下进行正向扫描的示意图,结合图2和图4所示,第二种模式为行消隐(H-Blank)模式,该种模式包括预充电阶段、触控阶段、输出阶段、复位阶段和放噪阶段。Fig. 4 is the schematic diagram that the shift register in Fig. 2 carries out forward scan in the second mode, in combination with Fig. 2 and Fig. 4, the second mode is the line blanking (H-Blank) mode, this mode Including pre-charging phase, touch phase, output phase, reset phase and noise release phase.
在预充电阶段,第一开关管M1在信号输入端Input(N)输出的输入信号的控制下导通,其中,信号输入端Input(N)输出的输入信号为上一级移位寄存器的输出端Output(N-1)输出的输出信号,上一级移位寄存器的输出端Output(N-1)输出的输出信号为高电平信号。时钟信号端输出的时钟信号CLK为低电平信号,由于第一开关管M1导通,因此第一电源通过第一开关管M1向电容C1充电,使得上拉节点PU的电压拉高,此时第一电源输出的电压为电压VDD,第一电源输出的电压VDD为高电平。第三开关管M3、第六开关管M6和第七开关管M7在PU的电压的控制下导通,此时PU点的电压为高电平。第七开关管M7导通,使得第八开关管M8的栅极的电压为第三电源输出的电压VGL,第八开关管M8在第三电源输出的电压VGL的控制下关闭,此时,第三电源输出的电压VGL为低电平。第六开关管M6导通,使得下拉节点PD的电压为第三电源输出的电压VGL,由于第三电源输出的电压VGL为低电平,因此下拉节点PD的电压为低电平,第四开关管M4和第十开关管M10在下拉节点PD的电压的控制下关闭。第五开关管M5在开关电源SW输出的电压的控制下关闭,此时开关电源SW输出的电压为低电平。第四开关管M4、第五开关管M5和第十开关管M10关闭,从而保证了输出端Output的信号稳定性输出。In the pre-charging stage, the first switch tube M1 is turned on under the control of the input signal output from the signal input terminal Input (N), wherein the input signal output from the signal input terminal Input (N) is the output of the upper stage shift register The output signal output from the terminal Output(N-1), the output signal output from the output terminal Output(N-1) of the upper stage shift register is a high-level signal. The clock signal CLK output by the clock signal terminal is a low-level signal. Since the first switch tube M1 is turned on, the first power supply charges the capacitor C1 through the first switch tube M1, so that the voltage of the pull-up node PU is pulled up. At this time The voltage output by the first power supply is the voltage VDD, and the voltage VDD output by the first power supply is at a high level. The third switching tube M3 , the sixth switching tube M6 and the seventh switching tube M7 are turned on under the control of the voltage of the PU, and the voltage of the PU point is at a high level at this time. The seventh switching tube M7 is turned on, so that the voltage of the gate of the eighth switching tube M8 is the voltage VGL output by the third power supply, and the eighth switching tube M8 is turned off under the control of the voltage VGL output by the third power supply. The voltage VGL output by the three power supplies is at a low level. The sixth switch tube M6 is turned on, so that the voltage of the pull-down node PD is the voltage VGL output by the third power supply. Since the voltage VGL output by the third power supply is at a low level, the voltage of the pull-down node PD is at a low level, and the fourth switch The transistor M4 and the tenth switching transistor M10 are turned off under the control of the voltage of the pull-down node PD. The fifth switching tube M5 is turned off under the control of the voltage output by the switching power supply SW, and at this time the voltage output by the switching power supply SW is at a low level. The fourth switching tube M4, the fifth switching tube M5 and the tenth switching tube M10 are turned off, thereby ensuring the stable output of the signal at the output terminal Output.
在触控阶段,即:行消隐阶段时,上拉节点PU的电压继续保持高电压,第十二开关管M12在上拉节点PU的电压的控制下导通,开关电源SW输出的电压为高电平,第十一开关管M11在开关电源SW输出的电压的控制下导通;第十三开关管M13在下拉节点PD的电压的控制下关闭,此时下拉节点PD的电压为低电平。开关电源SW输出的电压为高电平,第五开关管M5在开关电源SW输出的电压的控制下导通,对输出端Output(N)进行放噪,使得输出端Output(N)无驱动信号输出,避免了驱动信号对触控信号的干扰,从而保证了触控功能。由于第十一开关管M11导通,因此开关电源SW可对上拉节点PU进行补充充电,使得上拉节点PU的电压处于高电平并且不会降低。由于开关电源SW仅通过第十一开关管M11一个开关管对上拉节点PU进行充电,从而导致补偿模块的充电效果好。图5为未对上拉节点进行补偿的示意图,如图5所示,由于第二开关管M2和第十开关管M10存在漏电现象,因此若不对上拉节点PU进行补充充电,则会拉低上拉节点PU的电压,导致上拉节点PU的电压降低,这样在触控结束后会出现无驱动信号输出或者驱动信号输出电压过低的问题。对比上述图4和图5可以看出,图4中上拉节点PU进行补充充电之后,使得上拉节点PU的电压处于高电平并且不会降低。同时由于其它行对应的移位寄存器中的上拉节点PU的电压均处于低电平,因此不会影响其它行对应的移位寄存器的后续工作。In the touch phase, that is, during the line blanking phase, the voltage of the pull-up node PU continues to maintain a high voltage, the twelfth switch tube M12 is turned on under the control of the voltage of the pull-up node PU, and the output voltage of the switching power supply SW is High level, the eleventh switching tube M11 is turned on under the control of the voltage output by the switching power supply SW; the thirteenth switching tube M13 is turned off under the control of the voltage of the pull-down node PD, and the voltage of the pull-down node PD is low. flat. The voltage output by the switching power supply SW is at a high level, and the fifth switching tube M5 is turned on under the control of the voltage output by the switching power supply SW, and noise is released to the output terminal Output (N), so that the output terminal Output (N) has no driving signal output, avoiding the interference of the driving signal on the touch signal, thereby ensuring the touch function. Since the eleventh switch M11 is turned on, the switching power supply SW can supplementally charge the pull-up node PU, so that the voltage of the pull-up node PU is at a high level and will not decrease. Since the switching power supply SW charges the pull-up node PU through only one switch tube of the eleventh switch tube M11 , the charging effect of the compensation module is good. Fig. 5 is a schematic diagram of no compensation for the pull-up node. As shown in Fig. 5, since the second switch M2 and the tenth switch M10 have electric leakage, if the pull-up node PU is not supplemented with charge, the pull-up node PU will be pulled down. The voltage of the pull-up node PU is pulled up, so that the voltage of the pull-up node PU decreases, so that there will be a problem of no driving signal output or too low output voltage of the driving signal after the touch is completed. Comparing the above-mentioned FIG. 4 and FIG. 5, it can be seen that after the supplementary charging of the pull-up node PU in FIG. 4, the voltage of the pull-up node PU is at a high level and will not decrease. At the same time, since the voltages of the pull-up nodes PU in the shift registers corresponding to other rows are all at low level, subsequent operations of the shift registers corresponding to other rows will not be affected.
在输出阶段,第五开关管M5在开关电源SW输出的电压的控制下关闭,此时开关电源SW输出的电压为低电平。第十二开关管M12在上拉节点PU的电压的控制下导通,则第十一开关管M11在开关电源SW输出的电压的控制下关闭;第十三开关管M13在下拉节点PD的电压的控制下关闭,此时下拉节点PD的电压为低电平。此时,第一开关管M1在信号输入端Input(N)输出的输入信号的控制下关闭,其中,信号输入端Input(N)输出的输入信号为上一级移位寄存器的输出端Output(N-1)输出的输出信号,上一级移位寄存器的输出端Output(N-1)输出的输出信号为低电平信号。上拉节点PU的电压保持高电平,因此第三开关管M3在上拉节点PU的电压的控制下保持导通。此时,由于时钟信号输出端CLK输出的时钟信号为高电平,因此上拉节点PU的电压在自举效应(bootstrapping)的作用下电压被放大,最后实现向输出端Output传输驱动信号,以供输出端Output输出驱动信号。此时,第六开关管M6和第七开关管M7在PU点的电压的控制下仍然处于导通状态,使得第四开关管M4和第十开关管M10仍然处于关闭状态,而第五开关管M5在开关电源SW输出的电压的控制下仍然处于关闭状态,从而保证了输出端Output的信号稳定性输出。In the output stage, the fifth switching tube M5 is turned off under the control of the voltage output by the switching power supply SW, and at this time the voltage output by the switching power supply SW is at a low level. The twelfth switching tube M12 is turned on under the control of the voltage of the pull-up node PU, and the eleventh switching tube M11 is turned off under the control of the voltage output by the switching power supply SW; is turned off under the control of , and the voltage of the pull-down node PD is at a low level at this time. At this time, the first switching tube M1 is turned off under the control of the input signal output by the signal input terminal Input (N), wherein the input signal output by the signal input terminal Input (N) is the output terminal Output ( The output signal output by N-1), the output signal output by the output terminal Output (N-1) of the shift register of the upper stage is a low-level signal. The voltage of the pull-up node PU remains at a high level, so the third switch M3 remains turned on under the control of the voltage of the pull-up node PU. At this time, since the clock signal output by the clock signal output terminal CLK is at a high level, the voltage of the pull-up node PU is amplified under the action of the bootstrapping effect (bootstrapping), and finally the driving signal is transmitted to the output terminal Output to achieve For the output terminal Output to output the driving signal. At this time, the sixth switch tube M6 and the seventh switch tube M7 are still in the on state under the control of the voltage at the PU point, so that the fourth switch tube M4 and the tenth switch tube M10 are still in the off state, and the fifth switch tube M10 is still in the off state. M5 is still in a closed state under the control of the voltage output by the switching power supply SW, thereby ensuring the stable output of the signal at the output terminal Output.
在复位阶段,第二开关管M2在复位信号端RESET输出的复位信号的控制下导通,其中,复位信号端RESET输出的复位信号为下一级移位寄存器的输出端Output(N+1)输出的输出信号,下一级移位寄存器的输出端Output(N+1)输出的输出信号为高电平信号。第二开关管M2导通后,上拉节点PU的电压在第二电源输出的电压的影响下被拉低至第二电源输出的电压VSS,此时由于第二电源输出的电压VSS为低电平,则上拉节点PU的电压为低电平,从而使得第三开关管M3、第六开关管M6和第七开关管M7关闭。第九开关管M9和第八开关管M8在第四电源输出的电压VGH的控制下导通,第四电源输出的电压VGH为高电平,从而使得下拉节点PD的电压被拉高,下拉节点PD的电压为高电平。第四开关管M4和第十开关管M10在下拉节点PD的控制下导通,以将上拉节点PU的电压通过第十开关管M10拉低至第三电源输出的电压以及将输出端Output的电压通过第四开关管M4拉低至第三电源输出的电压,第三电源输出的电压为低电平。In the reset phase, the second switch tube M2 is turned on under the control of the reset signal output by the reset signal terminal RESET, wherein the reset signal output by the reset signal terminal RESET is the output terminal Output(N+1) of the next stage shift register The output signal output, the output signal output by the output terminal Output (N+1) of the shift register of the next stage is a high level signal. After the second switch tube M2 is turned on, the voltage of the pull-up node PU is pulled down to the voltage VSS output by the second power supply under the influence of the voltage output by the second power supply. level, the voltage of the pull-up node PU is at low level, so that the third switch M3, the sixth switch M6 and the seventh switch M7 are turned off. The ninth switching tube M9 and the eighth switching tube M8 are turned on under the control of the voltage VGH output by the fourth power supply, and the voltage VGH output by the fourth power supply is at a high level, so that the voltage of the pull-down node PD is pulled up, and the voltage of the pull-down node PD is pulled up. The voltage of PD is high level. The fourth switching tube M4 and the tenth switching tube M10 are turned on under the control of the pull-down node PD, so as to pull down the voltage of the pull-up node PU to the voltage output by the third power supply through the tenth switching tube M10 and the output terminal Output The voltage is pulled down to the voltage output by the third power supply through the fourth switch tube M4, and the voltage output by the third power supply is at a low level.
在放噪阶段,输出端Output无信号输出,第一开关管M1保持关闭状态。第八开关管M8和第九开关管M9保持导通状态,使得下拉节点PD的电压在输出端Output无信号输出时保持高电平,第四开关管M4和第十开关管M10导通,第十开关管M10不断对上拉节点PU进行放噪,第四开关管M4不断对输出端Output进行放噪,上述放噪过程可使得由时钟信号端产生的Coupling噪声得以消除,从而保证了信号输出的稳定性。In the noise release stage, the output terminal Output has no signal output, and the first switching tube M1 remains in a closed state. The eighth switch M8 and the ninth switch M9 are kept on, so that the voltage of the pull-down node PD remains at a high level when there is no signal output from the output terminal Output, the fourth switch M4 and the tenth switch M10 are turned on, and the fourth switch M4 and the tenth switch M10 are turned on. The tenth switch tube M10 continuously releases noise on the pull-up node PU, and the fourth switch tube M4 continuously releases noise on the output terminal Output. The above noise release process can eliminate the coupling noise generated by the clock signal terminal, thus ensuring the signal output stability.
在下一帧画面显示到来之前,该栅极移位寄存器一直重复放噪阶段不断进行放噪处理。在当前帧画面显示结束到下一帧画面到来之前,即:在场消隐阶段,第五开关管M5在开关电源SW输出的电压的控制下导通,对输出端Output进行放噪,此时开关电源SW输出的电压为高电平。但由于该上拉节点PU的电压为低电平,第十二开关管M12在上拉节点PU的电压的控制下关闭,以使第十一开关管M11也关闭。由于下拉节点PD的电压为高电平,则第十三开关管M13在下拉节点PD的电压的控制下导通。当第十三开关管M13导通时,由于第十三开关管M13的第二极连接至第三电源,而第三电源输出的电压VGL为低电平,因此第十三开关管M13会对十一开关管M11和第十二开关管M12进行放电以将多余的电荷导出,有效降低了开关电源SW和上拉节点PU之间的耦合电容,避免了将其它行的上拉节点PU的电压拉高而导致的影响其它行显示的问题,从而提高了显示质量。该行消隐模式可应用于内嵌式触控的行消隐的栅极驱动模式。此阶段在图中未具体示出。Before the next frame is displayed, the gate shift register keeps repeating the noise-releasing stage and continuously performs noise-releasing processing. Before the display of the current frame picture ends and the arrival of the next frame picture, that is, in the field blanking stage, the fifth switching tube M5 is turned on under the control of the voltage output by the switching power supply SW to release noise from the output terminal Output. At this time, the switch The voltage output by the power supply SW is at a high level. However, since the voltage of the pull-up node PU is at a low level, the twelfth switch M12 is turned off under the control of the voltage of the pull-up node PU, so that the eleventh switch M11 is also turned off. Since the voltage of the pull-down node PD is at a high level, the thirteenth switching transistor M13 is turned on under the control of the voltage of the pull-down node PD. When the thirteenth switching tube M13 is turned on, since the second pole of the thirteenth switching tube M13 is connected to the third power supply, and the voltage VGL output by the third power supply is at a low level, the thirteenth switching tube M13 will The eleventh switching tube M11 and the twelfth switching tube M12 are discharged to discharge excess charge, effectively reducing the coupling capacitance between the switching power supply SW and the pull-up node PU, and avoiding the voltage of the pull-up node PU of other rows The problem of affecting the display of other lines caused by pulling it high, thus improving the display quality. The row blanking mode can be applied to the gate driving mode of the row blanking of the in-cell touch. This stage is not specifically shown in the figure.
需要说明的是:如图4和图5所示,在显示过程中的某一个行消隐阶段实现触控功能,而后继续执行显示过程。以图4中第一个显示扫描阶段和第二个显示扫描阶段之间设置第一个触控阶段为例进行描述,在第一个显示扫描阶段中执行上述预充电阶段,而后进入第一次显示扫描阶段之后的行消隐阶段,在该行消隐阶段执行第一个触控阶段,触控阶段结束后继续执行第二个显示扫描阶段,在第二个显示扫描阶段中执行上述输出阶段、复位阶段和放噪阶段。It should be noted that: as shown in FIG. 4 and FIG. 5 , the touch function is implemented in a certain line blanking stage in the display process, and then the display process continues. Take the first touch stage set between the first display scan stage and the second display scan stage in Figure 4 as an example for description. In the first display scan stage, perform the above precharge stage, and then enter the first In the row blanking stage after the display scan stage, the first touch stage is executed during the row blanking stage, and the second display scan stage is continued after the touch stage is completed, and the above output stage is executed in the second display scan stage , reset phase and noise release phase.
本实施例提供的移位寄存器中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。本实施例中,补偿模块中设置第十一开关管、第十二开关管和第十三开关管三个开关管,且第十三开关管的第二极连接至第三电源,有效降低了开关电源和上拉节点之间的耦合电容,避免了将其它行的上拉节点的电压拉高而导致的影响其它行显示的问题,从而提高了显示质量。In the shift register provided in this embodiment, the noise-reducing module performs noise-reducing to the output terminal during the touch stage, which avoids the interference of the drive signal output from the output terminal on the touch signal, thereby preventing the touch function of the display device from being affected. ; The compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not drop, thereby avoiding the problem of no drive signal output or too low drive signal output voltage after the touch is completed. In this embodiment, three switching tubes, the eleventh switching tube, the twelfth switching tube, and the thirteenth switching tube are set in the compensation module, and the second pole of the thirteenth switching tube is connected to the third power supply, which effectively reduces the The coupling capacitor between the switching power supply and the pull-up node avoids the problem of affecting the display of other rows caused by pulling up the voltage of the pull-up node of other rows, thereby improving the display quality.
本发明实施例三提供了一种移位寄存器,本实施例中的移位寄存器还可以进行反向扫描。在进行正向扫描和反向扫描时,移位寄存器单元的结构不发生改变,只是信号输入端和复位信号端的功能发生转变,从而使得预充电模块中的第一开关管和复位模块中的第二开关管的功能发生对调。具体的,当正向扫描时,第一电源输出的电压VDD为高电平,第二电源输出的电压VSS为低电平;当反向扫描时,第一电源输出的电压VSS为低电平,第二电源输出的电压VDD为高电平,正向扫描时的信号输入端Input用作反向扫描时的复位信号端RESET,而正向扫描时的复位信号端RESET则用作反向扫描时的信号输入端Input。图6为本发明实施例三提供的一种移位寄存器的结构示意图,如图6所示,该移位寄存器在上述实施例一的基础上,预充电模块1包括第二开关管M2,第二开关管M2的控制极和复位信号端RESET连接,第二开关管M2的第一极和上拉节点PU连接,第二开关管M2的第二极和第二电源连接。Embodiment 3 of the present invention provides a shift register, and the shift register in this embodiment can also perform reverse scanning. When performing forward scanning and reverse scanning, the structure of the shift register unit does not change, but the functions of the signal input terminal and the reset signal terminal change, so that the first switch tube in the pre-charging module and the first switching tube in the reset module The functions of the two switch tubes are reversed. Specifically, when scanning in the forward direction, the voltage VDD output by the first power supply is at a high level, and the voltage VSS output by the second power supply is at a low level; when scanning in the reverse direction, the voltage VSS output by the first power supply is at a low level , the voltage VDD output by the second power supply is high level, the signal input terminal Input during forward scanning is used as the reset signal terminal RESET during reverse scanning, and the reset signal terminal RESET during forward scanning is used as reverse scanning When the signal input terminal Input. FIG. 6 is a schematic structural diagram of a shift register provided by Embodiment 3 of the present invention. As shown in FIG. The control pole of the second switch M2 is connected to the reset signal terminal RESET, the first pole of the second switch M2 is connected to the pull-up node PU, and the second pole of the second switch M2 is connected to the second power supply.
本实施例中,复位模块2包括:第一开关管M1、第四开关管M4、第七开关管M7、第八开关管M8、第九开关管M9和第十开关管M10。第一开关管M1的控制极和信号输入端Input连接,第一开关管M1的第一极与第一电源连接,第一开关管M1的第二极与上拉节点PU连接。In this embodiment, the reset module 2 includes: a first switch M1 , a fourth switch M4 , a seventh switch M7 , an eighth switch M8 , a ninth switch M9 and a tenth switch M10 . The control pole of the first switch M1 is connected to the signal input terminal Input, the first pole of the first switch M1 is connected to the first power supply, and the second pole of the first switch M1 is connected to the pull-up node PU.
本实施例中其余结构的连接关系与实施例一相同,此处不再重复描述。The connections of other structures in this embodiment are the same as those in Embodiment 1, and will not be described again here.
本实施例中移位寄存器可通过级联的方式形成栅极驱动电路。本实施例中移位寄存器可实现两种模式的栅极驱动过程。第一种模式为兼容模式,该种模式分为预充电阶段、输出阶段、复位阶段和放噪阶段。In this embodiment, the shift registers can be cascaded to form a gate driving circuit. In this embodiment, the shift register can implement gate driving processes in two modes. The first mode is compatibility mode, which is divided into pre-charge phase, output phase, reset phase and noise release phase.
在预充电阶段,第二开关管M2在复位信号端RESET输出的复位信号的控制下导通,其中,复位信号端RESET输出的复位信号为下一级移位寄存器的输出端Output(N+1)输出的输出信号,下一级移位寄存器的输出端Output(N+1)输出的输出信号为高电平信号。时钟信号端输出的时钟信号CLK为低电平信号,由于第二开关管M2导通,因此第二电源通过第二开关管M2向电容C1充电,使得上拉节点PU的电压拉高,此时第二电源输出的电压为电压VDD,第二电源输出的电压VDD为高电平。预充电阶段中其它结构的工作过程可参见上述实施例一,此处不再重复描述。In the pre-charging stage, the second switch tube M2 is turned on under the control of the reset signal output by the reset signal terminal RESET, wherein the reset signal output by the reset signal terminal RESET is the output terminal Output(N+1 ), the output signal output by the output terminal Output(N+1) of the next stage shift register is a high level signal. The clock signal CLK output by the clock signal end is a low-level signal. Since the second switch M2 is turned on, the second power supply charges the capacitor C1 through the second switch M2, so that the voltage of the pull-up node PU is pulled up. At this time The voltage output by the second power supply is the voltage VDD, and the voltage VDD output by the second power supply is at a high level. For the working process of other structures in the pre-charging stage, refer to the first embodiment above, and will not be repeated here.
在输出阶段,第二开关管M2在复位信号端RESET输出的复位信号的控制下关闭,其中,复位信号端RESET输出的复位信号为下一级移位寄存器的输出端Output(N+1)输出的输出信号,下一级移位寄存器的输出端Output(N+1)输出的输出信号为低电平信号。输出阶段中其它结构的工作过程可参见上述实施例一,此处不再重复描述。In the output stage, the second switching tube M2 is turned off under the control of the reset signal output by the reset signal terminal RESET, wherein the reset signal output by the reset signal terminal RESET is output by the output terminal Output(N+1) of the next stage shift register The output signal of the output signal output by the output terminal Output (N+1) of the shift register of the next stage is a low-level signal. For the working process of other structures in the output stage, reference may be made to the first embodiment above, and the description will not be repeated here.
在复位阶段,第一开关管M1在信号输入端Input(N)输出的输入信号的控制下导通,其中,信号输入端Input(N)输出的输入信号为上一级移位寄存器的输出端Output(N-1)输出的输出信号,上一级移位寄存器的输出端Output(N-1)输出的输出信号为高电平信号。第一开关管M1导通后,上拉节点PU的电压在第一电源输出的电压的影响下被拉低至第一电源输出的电压VSS,此时由于第一电源输出的电压VSS为低电平,则上拉节点PU的电压为低电平,从而使得第三开关管M3、第六开关管M6和第七开关管M7关闭。复位阶段中其它结构的工作过程可参见上述实施例一,此处不再重复描述。In the reset phase, the first switching tube M1 is turned on under the control of the input signal output from the signal input terminal Input (N), wherein the input signal output from the signal input terminal Input (N) is the output terminal of the upper stage shift register The output signal output by Output(N-1), the output signal output by the output terminal Output(N-1) of the upper-stage shift register is a high-level signal. After the first switch tube M1 is turned on, the voltage of the pull-up node PU is pulled down to the voltage VSS output by the first power supply under the influence of the voltage output by the first power supply. level, the voltage of the pull-up node PU is at low level, so that the third switch M3, the sixth switch M6 and the seventh switch M7 are turned off. For the working process of other structures in the reset phase, reference may be made to the first embodiment above, and the description will not be repeated here.
复位阶段的工作过程可参见上述实施例一,此处不再重复描述。For the working process of the reset stage, reference may be made to the first embodiment above, and the description will not be repeated here.
在下一帧画面显示到来之前,该栅极移位寄存器一直重复放噪阶段不断进行放噪处理。当前帧画面显示结束到下一帧画面到来之前,即:在场消隐阶段,第五开关管M5在开关电源SW输出的电压的控制下导通,对输出端Output进行放噪,此时开关电源SW输出的电压为高电平。但由于该上拉节点PU的电压为低电平,则第十二开关管M12在上拉节点PU的电压的控制下关闭,以使第十一开关管M11也关闭;由于下拉节点PD的电压为高电平,则第十三开关管M13在下拉节点PD的电压的控制下导通。其中,当需要执行触控功能时,还可在场消隐阶段实现触控过程,由于场消隐阶段不断对输出端Output进行放噪,因此可避免输出端输出的驱动信号对触控信号的干扰。由上述内容可知,兼容模式可以用于场消隐阶段进行触控的场消隐模式。此外,当显示装置不执行上述触控阶段时,兼容模式还可以用于不进行触控的显示模式。综上,兼容模式可兼容显示模式和场消隐模式,因此该兼容模式可兼容传统的栅极驱动模式和内嵌式触控的场消隐的栅极驱动模式。Before the next frame is displayed, the gate shift register keeps repeating the noise-releasing stage and continuously performs noise-releasing processing. Before the end of the display of the current frame picture and the arrival of the next frame picture, that is: in the field blanking stage, the fifth switching tube M5 is turned on under the control of the voltage output by the switching power supply SW to release noise from the output terminal Output. At this time, the switching power supply The voltage output by SW is high level. But because the voltage of the pull-up node PU is low level, the twelfth switch tube M12 is turned off under the control of the voltage of the pull-up node PU, so that the eleventh switch tube M11 is also turned off; is high level, the thirteenth switching transistor M13 is turned on under the control of the voltage of the pull-down node PD. Among them, when the touch function needs to be executed, the touch process can also be realized in the vertical blanking stage. Since the output terminal Output is continuously denoised during the vertical blanking stage, the interference of the driving signal output by the output terminal on the touch signal can be avoided. . It can be seen from the above content that the compatibility mode can be used in the vertical blanking mode in which touch is performed during the vertical blanking phase. In addition, when the display device does not perform the above-mentioned touch stage, the compatibility mode can also be used in a display mode that does not perform touch. To sum up, the compatibility mode is compatible with the display mode and the vertical blanking mode, so the compatibility mode is compatible with the traditional gate driving mode and the vertical blanking gate driving mode of the in-cell touch.
第二种模式为行消隐模式,该种模式包括预充电阶段、触控阶段、输出阶段、复位阶段和放噪阶段。此种模式下,预充电阶段、输出阶段、复位阶段和放噪阶段的工作过程与第一种模式相同,此处不再重复描述。而本实施例中的触控阶段与上述实施例一的区别在于:由于第一开关管M1和第十开关管M10存在漏电现象,因此需要对上拉节点PU进行补充充电,其余描述与实施例一种的相同,此处不再重复描述。The second mode is the line blanking mode, which includes a pre-charging phase, a touch phase, an output phase, a reset phase and a noise release phase. In this mode, the working process of the pre-charging phase, output phase, reset phase and noise release phase is the same as that of the first mode, and will not be repeated here. The difference between the touch control stage in this embodiment and the above-mentioned first embodiment is that: due to the leakage phenomenon of the first switch M1 and the tenth switch M10, it is necessary to supplementary charge the pull-up node PU, the rest of the description and embodiment One is the same, and will not be described again here.
在下一帧画面显示到来之前,该栅极移位寄存器一直重复放噪阶段不断进行放噪处理。在当前帧画面显示结束到下一帧画面到来之前,即:在场消隐阶段,第五开关管M5在开关电源SW输出的电压的控制下导通,对输出端Output进行放噪,此时开关电源SW输出的电压为高电平。但由于该上拉节点PU的电压为低电平,第十二开关管M12在上拉节点PU的电压的控制下关闭,以使第十一开关管M11也关闭。由于下拉节点PD的电压为高电平,则第十三开关管M13在下拉节点PD的电压的控制下导通。当第十三开关管M13导通时,由于第十三开关管M13的第二极连接至第三电源,而第三电源输出的电压VGL为低电平,因此第十三开关管M13会对十一开关管M11和第十二开关管M12进行放电以将多余的电荷导出,有效降低了开关电源SW和上拉节点PU之间的耦合电容,避免了将其它行的上拉节点PU的电压拉高而导致的影响其它行显示的问题,从而提高了显示质量。该行消隐模式可应用于内嵌式触控的行消隐的栅极驱动模式。Before the next frame is displayed, the gate shift register keeps repeating the noise-releasing stage and continuously performs noise-releasing processing. Before the display of the current frame picture ends and the arrival of the next frame picture, that is, in the field blanking stage, the fifth switching tube M5 is turned on under the control of the voltage output by the switching power supply SW to release noise from the output terminal Output. At this time, the switch The voltage output by the power supply SW is at a high level. However, since the voltage of the pull-up node PU is at a low level, the twelfth switch M12 is turned off under the control of the voltage of the pull-up node PU, so that the eleventh switch M11 is also turned off. Since the voltage of the pull-down node PD is at a high level, the thirteenth switching transistor M13 is turned on under the control of the voltage of the pull-down node PD. When the thirteenth switching tube M13 is turned on, since the second pole of the thirteenth switching tube M13 is connected to the third power supply, and the voltage VGL output by the third power supply is at a low level, the thirteenth switching tube M13 will The eleventh switching tube M11 and the twelfth switching tube M12 are discharged to discharge excess charge, effectively reducing the coupling capacitance between the switching power supply SW and the pull-up node PU, and avoiding the voltage of the pull-up node PU of other rows The problem of affecting the display of other lines caused by pulling it high, thus improving the display quality. The row blanking mode can be applied to the gate driving mode of the row blanking of the in-cell touch.
本实施例提供的移位寄存器中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。本实施例中,补偿模块中设置第十一开关管、第十二开关管和第十三开关管三个开关管,且第十三开关管的第二极连接至第三电源,有效降低了开关电源和上拉节点之间的耦合电容,避免了将其它行的上拉节点的电压拉高而导致的影响其它行显示的问题,从而提高了显示质量。In the shift register provided in this embodiment, the noise-reducing module performs noise-reducing to the output terminal during the touch stage, which avoids the interference of the drive signal output from the output terminal on the touch signal, thereby preventing the touch function of the display device from being affected. ; The compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not drop, thereby avoiding the problem of no drive signal output or too low drive signal output voltage after the touch is completed. In this embodiment, three switching tubes, the eleventh switching tube, the twelfth switching tube, and the thirteenth switching tube are set in the compensation module, and the second pole of the thirteenth switching tube is connected to the third power supply, which effectively reduces the The coupling capacitor between the switching power supply and the pull-up node avoids the problem of affecting the display of other rows caused by pulling up the voltage of the pull-up node of other rows, thereby improving the display quality.
图7为本发明实施例四提供的一种栅极驱动电路的结构示意图,如图7所示,该栅极驱动电路包括:多个级联的移位寄存器。FIG. 7 is a schematic structural diagram of a gate driving circuit provided by Embodiment 4 of the present invention. As shown in FIG. 7 , the gate driving circuit includes: a plurality of cascaded shift registers.
第一级的移位寄存器R(1)的输入端接入开启信号STV。除第一级的移位寄存器R(1)之外,其余每一级的移位寄存器的输入端连接其上一级的移位寄存器的输出端,例如:第N级的移位寄存器R(N)的输入端Input(N)连接第N-1级的移位寄存器R(N-1)的输出端Output(N-1)。最后一级的移位寄存器(图中未示出)的复位端RESET接入复位信号。除最后一级的移位寄存器之外,其余每一级的移位寄存器的复位端连接其下一级的移位寄存器的输出端,例如:第N级的移位寄存器R(N)的复位端连接第N+1级的移位寄存器R(N+1)的输出端Output(N+1)。The input terminal of the shift register R(1) of the first stage is connected to the enable signal STV. Except the shift register R (1) of the first stage, the input end of the shift register of each other stage is connected to the output end of the shift register of the upper stage, for example: the shift register R of the Nth stage ( The input terminal Input(N) of N) is connected to the output terminal Output(N-1) of the shift register R(N-1) of the N-1st stage. The reset terminal RESET of the last stage shift register (not shown in the figure) receives a reset signal. Except for the shift register of the last stage, the reset terminal of the shift register of each stage is connected to the output terminal of the shift register of the next stage, for example: the reset of the shift register R(N) of the Nth stage The terminal is connected to the output terminal Output(N+1) of the shift register R(N+1) of the N+1th stage.
本实施例中的移位寄存器可采用上述实施例一、实施例二或者实施例三。The shift register in this embodiment can adopt the first embodiment, the second embodiment or the third embodiment above.
本实施例提供的栅极驱动电路中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。In the gate drive circuit provided in this embodiment, the noise release module releases noise on the output terminal during the touch stage, which avoids the interference of the drive signal output by the output terminal on the touch signal, thereby preventing the touch function of the display device from being affected. Impact; the compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not drop, thus avoiding the problem of no drive signal output or too low drive signal output voltage after the touch is completed.
本发明实施例五提供了一种显示装置,该显示装置包括:栅极驱动电路。该栅极驱动电路可采用上述实施例四提供的栅极驱动电路。Embodiment 5 of the present invention provides a display device, which includes: a gate driving circuit. The gate driving circuit may adopt the gate driving circuit provided in Embodiment 4 above.
本实施例提供的显示装置中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。In the display device provided by this embodiment, the noise-reducing module performs noise-releasing on the output terminal during the touch stage, which avoids the interference of the drive signal output by the output terminal on the touch signal, thereby preventing the touch function of the display device from being affected; The compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not decrease, thereby avoiding the problem of no drive signal output or too low output voltage of the drive signal after the touch is completed.
本发明实施例六提供了一种移位寄存器的驱动方法,该方法包括:Embodiment 6 of the present invention provides a driving method of a shift register, the method comprising:
步骤101、在预充电阶段:预充电模块为上拉节点充电。Step 101, in the pre-charging stage: the pre-charging module charges the pull-up node.
步骤102、在输出阶段:上拉控制模块将上拉节点的电位上拉并通过输出端输出驱动信号。Step 102, in the output stage: the pull-up control module pulls up the potential of the pull-up node and outputs a driving signal through the output terminal.
步骤103、在复位阶段:复位模块对上拉节点和输出端进行复位,以及在放噪阶段对上拉节点和输出端进行放噪。Step 103 , in the reset phase: the reset module resets the pull-up node and the output terminal, and performs noise release on the pull-up node and the output terminal in the noise release phase.
步骤104、在触控阶段:放噪模块对输出端进行放噪。Step 104, in the touch stage: the noise reduction module performs noise reduction on the output terminal.
其中,触控阶段为场消隐阶段。Wherein, the touch phase is a field blanking phase.
本实施例提供的移位寄存器的驱动方法可用于驱动上述实施例一、实施例二或者实施例三提供的移位寄存器。The driving method of the shift register provided in this embodiment can be used to drive the shift register provided in the first embodiment, the second embodiment or the third embodiment above.
本实施例提供的移位寄存器的驱动方法中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。In the driving method of the shift register provided in this embodiment, the noise canceling module performs noise canceling on the output terminal during the touch stage, which avoids the interference of the drive signal output by the output terminal on the touch signal, thereby avoiding the touch control of the display device. The function is affected; the compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not drop, thereby avoiding the occurrence of no drive signal output or too low drive signal output voltage after the touch control question.
本发明实施例七提供了一种移位寄存器的驱动方法,该方法包括:Embodiment 7 of the present invention provides a driving method of a shift register, the method comprising:
步骤201、在预充电阶段:预充电模块为上拉节点充电。Step 201, in the pre-charging phase: the pre-charging module charges the pull-up node.
步骤202、在触控阶段:放噪模块对输出端进行放噪。Step 202, in the touch stage: the noise reduction module performs noise reduction on the output terminal.
其中,触控阶段为行消隐阶段。Wherein, the touch stage is a line blanking stage.
步骤203、在输出阶段:上拉控制模块将上拉节点的电位上拉并通过输出端输出驱动信号。Step 203 , in the output stage: the pull-up control module pulls up the potential of the pull-up node and outputs a driving signal through the output terminal.
步骤204、在复位阶段:复位模块对上拉节点和输出端进行复位,以及在放噪阶段对上拉节点和输出端进行放噪。Step 204, in the reset phase: the reset module resets the pull-up node and the output terminal, and performs noise release on the pull-up node and the output terminal in the noise-releasing phase.
本实施例提供的移位寄存器的驱动方法可用于驱动上述实施例一或者实施例三提供的移位寄存器。The shift register driving method provided in this embodiment can be used to drive the shift register provided in the first or third embodiment above.
本实施例提供的移位寄存器的驱动方法中,放噪模块在触控阶段对输出端进行放噪,避免了输出端输出的驱动信号对触控信号的干扰,从而避免了显示装置的触控功能受到影响;补偿模块在触控阶段对上拉节点进行充电,保证了上拉节点的电压不会降低,从而避免了在触控结束后出现的无驱动信号输出或者驱动信号输出电压过低的问题。In the driving method of the shift register provided in this embodiment, the noise canceling module performs noise canceling on the output terminal during the touch stage, which avoids the interference of the drive signal output by the output terminal on the touch signal, thereby avoiding the touch control of the display device. The function is affected; the compensation module charges the pull-up node during the touch stage, ensuring that the voltage of the pull-up node will not drop, thereby avoiding the occurrence of no drive signal output or too low drive signal output voltage after the touch control question.
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。It can be understood that, the above embodiments are only exemplary embodiments adopted for illustrating the principle of the present invention, but the present invention is not limited thereto. For those skilled in the art, various modifications and improvements can be made without departing from the spirit and essence of the present invention, and these modifications and improvements are also regarded as the protection scope of the present invention.
Claims (12)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610019067.9A CN105427829B (en) | 2016-01-12 | 2016-01-12 | Shift register and its driving method, gate driving circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610019067.9A CN105427829B (en) | 2016-01-12 | 2016-01-12 | Shift register and its driving method, gate driving circuit and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105427829A CN105427829A (en) | 2016-03-23 |
| CN105427829B true CN105427829B (en) | 2017-10-17 |
Family
ID=55505985
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610019067.9A Expired - Fee Related CN105427829B (en) | 2016-01-12 | 2016-01-12 | Shift register and its driving method, gate driving circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105427829B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11170707B2 (en) | 2018-02-14 | 2021-11-09 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register unit, gate driving circuit, display device and driving method |
| US11450252B2 (en) | 2018-02-14 | 2022-09-20 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
| US11475824B2 (en) | 2018-02-14 | 2022-10-18 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105679262B (en) * | 2016-01-12 | 2017-08-29 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit and display device |
| CN105679229A (en) * | 2016-04-20 | 2016-06-15 | 京东方科技集团股份有限公司 | Shifting register unit, driving method, grid electrode driving circuit and display device |
| CN105931602A (en) * | 2016-06-30 | 2016-09-07 | 京东方科技集团股份有限公司 | Shift register, driving method thereof and grid drive circuit |
| CN106251820B (en) * | 2016-09-23 | 2018-12-21 | 南京华东电子信息科技股份有限公司 | Gate driving circuit for in-cell touching display screen |
| CN106531052A (en) | 2017-01-03 | 2017-03-22 | 京东方科技集团股份有限公司 | Shift register, gate drive circuit and display device |
| CN106652876A (en) * | 2017-01-16 | 2017-05-10 | 京东方科技集团股份有限公司 | Shift register unit, driving method, gate drive circuit and display device |
| CN106898287B (en) * | 2017-03-28 | 2020-12-01 | 合肥京东方光电科技有限公司 | Shift register and driving method thereof, and gate driving circuit |
| CN107358905B (en) * | 2017-08-30 | 2020-08-07 | 厦门天马微电子有限公司 | Display panel and electronic equipment |
| CN109994143B (en) * | 2018-01-02 | 2021-03-02 | 京东方科技集团股份有限公司 | Shift register unit, gate driving circuit, display device and driving method |
| CN110120200B (en) * | 2018-02-05 | 2021-08-10 | 群创光电股份有限公司 | Display device |
| CN108288450B (en) * | 2018-02-06 | 2021-04-27 | 合肥京东方光电科技有限公司 | Shifting register unit, driving method, grid driving circuit and display device |
| CN109935198B (en) * | 2018-05-31 | 2021-01-22 | 京东方科技集团股份有限公司 | Shift register unit, grid driving circuit, display device and driving method |
| CN108536334B (en) * | 2018-04-13 | 2020-04-24 | 京东方科技集团股份有限公司 | Shift register, touch electrode driving circuit and display device |
| CN108665867B (en) * | 2018-05-30 | 2020-08-04 | 南京中电熊猫平板显示科技有限公司 | Grid scanning driving circuit |
| CN109036303A (en) * | 2018-07-24 | 2018-12-18 | 武汉华星光电技术有限公司 | Goa circuit and display device |
| CN108877718B (en) * | 2018-07-24 | 2021-02-02 | 武汉华星光电技术有限公司 | GOA circuit and display device |
| CN108766340B (en) * | 2018-08-06 | 2021-05-18 | 京东方科技集团股份有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display device |
| JP7438130B2 (en) * | 2019-01-02 | 2024-02-26 | 京東方科技集團股▲ふん▼有限公司 | Shift register and its driving method, gate drive circuit, and display device |
| CN109461402B (en) * | 2019-01-07 | 2021-02-26 | 京东方科技集团股份有限公司 | Shift register unit, driving method and display device |
| TWI690837B (en) * | 2019-01-07 | 2020-04-11 | 友達光電股份有限公司 | Shift register |
| CN111968562B (en) * | 2020-09-07 | 2022-09-16 | 合肥鑫晟光电科技有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display device |
| CN113593465B (en) * | 2021-08-06 | 2023-12-12 | 北京京东方显示技术有限公司 | Voltage compensation module, grid driving circuit, driving method of grid driving circuit and display substrate |
| CN119993016B (en) * | 2024-04-10 | 2025-09-26 | 武汉华星光电技术有限公司 | Display panel |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474040A (en) * | 2013-09-06 | 2013-12-25 | 合肥京东方光电科技有限公司 | Grid electrode drive unit, grid electrode drive circuit and display device |
| CN104464666A (en) * | 2014-12-09 | 2015-03-25 | 昆山龙腾光电有限公司 | Grid electrode drive circuit and display device thereof |
| CN104835475A (en) * | 2015-06-08 | 2015-08-12 | 京东方科技集团股份有限公司 | Shift register unit and driving method thereof, grid electrode drive circuit and display device |
| CN104952406A (en) * | 2015-06-08 | 2015-09-30 | 京东方科技集团股份有限公司 | Shift register, drive method thereof, gate drive circuit and display device |
| CN105096812A (en) * | 2015-09-24 | 2015-11-25 | 京东方科技集团股份有限公司 | Precharging circuit, scanning driving circuit, array substrate and display device |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8314765B2 (en) * | 2008-06-17 | 2012-11-20 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit, display device, and electronic device |
| CN202771779U (en) * | 2012-05-07 | 2013-03-06 | 京东方科技集团股份有限公司 | Array substrate line driving circuit, array substrate and display device |
| CN104064153B (en) * | 2014-05-19 | 2016-08-31 | 京东方科技集团股份有限公司 | Shift register cell, shift register, gate driver circuit and display device |
| CN104700814B (en) * | 2015-04-09 | 2017-03-22 | 京东方科技集团股份有限公司 | Shifting register unit, gate driving device and display device |
| CN104952409B (en) * | 2015-07-07 | 2018-12-28 | 京东方科技集团股份有限公司 | Drive element of the grid and its driving method, gate driving circuit and display device |
| CN105047168B (en) * | 2015-09-01 | 2018-01-09 | 京东方科技集团股份有限公司 | Shift register, gate driving circuit and display device |
| CN105185343B (en) * | 2015-10-15 | 2017-12-29 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit and display device |
| CN105427830A (en) * | 2016-01-12 | 2016-03-23 | 京东方科技集团股份有限公司 | Shift register and driving method thereof, grid driving circuit, and display apparatus |
| CN105679262B (en) * | 2016-01-12 | 2017-08-29 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit and display device |
-
2016
- 2016-01-12 CN CN201610019067.9A patent/CN105427829B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474040A (en) * | 2013-09-06 | 2013-12-25 | 合肥京东方光电科技有限公司 | Grid electrode drive unit, grid electrode drive circuit and display device |
| CN104464666A (en) * | 2014-12-09 | 2015-03-25 | 昆山龙腾光电有限公司 | Grid electrode drive circuit and display device thereof |
| CN104835475A (en) * | 2015-06-08 | 2015-08-12 | 京东方科技集团股份有限公司 | Shift register unit and driving method thereof, grid electrode drive circuit and display device |
| CN104952406A (en) * | 2015-06-08 | 2015-09-30 | 京东方科技集团股份有限公司 | Shift register, drive method thereof, gate drive circuit and display device |
| CN105096812A (en) * | 2015-09-24 | 2015-11-25 | 京东方科技集团股份有限公司 | Precharging circuit, scanning driving circuit, array substrate and display device |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11170707B2 (en) | 2018-02-14 | 2021-11-09 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register unit, gate driving circuit, display device and driving method |
| US11450252B2 (en) | 2018-02-14 | 2022-09-20 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
| US11475824B2 (en) | 2018-02-14 | 2022-10-18 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
| US11688326B2 (en) | 2018-02-14 | 2023-06-27 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
| US11735086B2 (en) | 2018-02-14 | 2023-08-22 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
| US12087198B2 (en) | 2018-02-14 | 2024-09-10 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register, gate driving circuit, display apparatus and driving method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105427829A (en) | 2016-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105427829B (en) | Shift register and its driving method, gate driving circuit and display device | |
| CN105679262B (en) | Shift register and its driving method, gate driving circuit and display device | |
| CN105427830A (en) | Shift register and driving method thereof, grid driving circuit, and display apparatus | |
| CN108281123B (en) | Shift register unit, gate drive circuit, display device and drive method | |
| CN105047168B (en) | Shift register, gate driving circuit and display device | |
| US10891913B2 (en) | Shift register circuitry, gate driving circuit, and display device | |
| CN105185343B (en) | Shift register cell and its driving method, gate driving circuit and display device | |
| CN104575430B (en) | Shift register cell and its driving method, gate driving circuit, display device | |
| CN105096879B (en) | Shift register cell and its driving method, gate drive apparatus and display device | |
| CN105976787B (en) | Gate driving circuit and its driving method and display device | |
| CN105679229A (en) | Shifting register unit, driving method, grid electrode driving circuit and display device | |
| CN107331418B (en) | Shift register and driving method thereof, gate driving circuit and display device | |
| CN108806611A (en) | Shift register cell, gate driving circuit, display device and driving method | |
| CN107833552A (en) | Drive element of the grid, gate driving circuit and its driving method, display device | |
| CN104240765B (en) | Shift register cell and driving method, gate driving circuit and display device | |
| CN108281124A (en) | Shift register cell and its driving method, gate driving circuit and display device | |
| CN108648718A (en) | Shift register cell and its driving method, gate driving circuit and display device | |
| CN105513522B (en) | Shift register and its driving method, driving circuit and display device | |
| CN207409262U (en) | Shift register cell, gate driving circuit and display device | |
| CN104835475A (en) | Shift register unit and driving method thereof, grid electrode drive circuit and display device | |
| CN106228927A (en) | Shift register cell, driving method, gate driver circuit and display device | |
| CN108648705A (en) | Shift register cell and driving method, gate driving circuit and display device | |
| WO2022089070A1 (en) | Shift register, gate driving circuit, and display panel | |
| CN110111720A (en) | Shift register, gate driving circuit, display panel and display device | |
| CN106205520B (en) | Shift register, grid line integrated drive electronics, array substrate and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20171017 |