[go: up one dir, main page]

CN106206553A - A kind of three-dimensional spiral inductor based on silicon via-hole array - Google Patents

A kind of three-dimensional spiral inductor based on silicon via-hole array Download PDF

Info

Publication number
CN106206553A
CN106206553A CN201610703063.2A CN201610703063A CN106206553A CN 106206553 A CN106206553 A CN 106206553A CN 201610703063 A CN201610703063 A CN 201610703063A CN 106206553 A CN106206553 A CN 106206553A
Authority
CN
China
Prior art keywords
dimensional spiral
silicon
layer
spiral inductor
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610703063.2A
Other languages
Chinese (zh)
Inventor
尹湘坤
朱樟明
杨银堂
李跃进
丁瑞雪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201610703063.2A priority Critical patent/CN106206553A/en
Publication of CN106206553A publication Critical patent/CN106206553A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/20Inductors

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明公开了一种基于硅通孔阵列的三维螺旋电感器,其包括:顶层、中间层和底层,中间层上的硅通孔排列成N×N的方块矩阵(N≥5),硅通孔内的金属柱与顶层上的顶层金属互连线、底层上的底层金属互连线连接在一起以后形成串联路径,该串联路径在竖直平面内是一个三维螺旋结构(即三维螺旋电感器),使用中,电流从三维螺旋电感器的一个极板流向另一个极板,除了位于中心的金属柱外,电流将依次通过每一个金属柱,由于每一个硅通孔的电感值都等于其本身自感与相邻硅通孔对其互感之和,三维螺旋电感器的总电感值等于阵列内所有硅通孔自感电感值和互感电感值的叠加,所以本发明的三维螺旋电感器可以大幅提高集成电感器的质量和电感值。

The invention discloses a three-dimensional spiral inductor based on a through-silicon hole array, which comprises: a top layer, a middle layer and a bottom layer, and the through-silicon holes on the middle layer are arranged into a square matrix of N×N (N≥5), The metal pillars in the hole are connected with the top metal interconnection on the top layer and the bottom metal interconnection on the bottom layer to form a series path, which is a three-dimensional spiral structure in the vertical plane (that is, a three-dimensional spiral inductor ), in use, the current flows from one plate of the three-dimensional spiral inductor to the other plate, except for the metal post in the center, the current will pass through each metal post in turn, because the inductance value of each TSV is equal to its The sum of its own self-inductance and the mutual inductance of adjacent TSVs, the total inductance of the three-dimensional spiral inductor is equal to the superposition of the self-inductance and mutual inductance values of all TSVs in the array, so the three-dimensional spiral inductor of the present invention can Dramatically improve the quality and inductance value of integrated inductors.

Description

一种基于硅通孔阵列的三维螺旋电感器A 3D Spiral Inductor Based on TSV Array

技术领域technical field

本发明涉及一种电感器,具体涉及一种基于硅通孔(TSV)阵列的三维螺旋电感器,属于面向射频/微波集成电路的集成电感器领域。The invention relates to an inductor, in particular to a three-dimensional spiral inductor based on a through-silicon via (TSV) array, and belongs to the field of integrated inductors oriented to radio frequency/microwave integrated circuits.

背景技术Background technique

电感器作为三大无源器件之一,是现代通信系统中各类电路的重要组成部分,广泛应用于模拟、模数混合、射频和微波集成电路中,可用来实现滤波、振荡、延迟、陷波等作用,还有筛选信号、过滤噪声、稳定电流及抑制电磁波干扰等作用。As one of the three major passive devices, inductors are an important part of various circuits in modern communication systems. They are widely used in analog, analog-digital hybrid, radio frequency and microwave integrated circuits. It also has the functions of screening signals, filtering noise, stabilizing current and suppressing electromagnetic wave interference.

电感器在电路最常见的用法就是与电容一起,组成LC滤波电路。The most common usage of inductors in circuits is to form LC filter circuits together with capacitors.

目前存在的电感器有分立电感器和集成电感器两大类,单独的分立电感器一般都尺寸较大,不利于单片集成和系统小型化;采用集成电路制造工艺制作的电感器一般是通过在硅衬底表面刻蚀金属螺旋线构成,这类电感器的电感值非常小,限制了电感器在集成电路中的使用。然而,人们对高性能的大值集成电感器的需求日益迫切。At present, there are two types of inductors: discrete inductors and integrated inductors. Individual discrete inductors are generally large in size, which is not conducive to monolithic integration and system miniaturization; inductors made by integrated circuit manufacturing processes are generally made by The metal spiral is etched on the surface of the silicon substrate. The inductance value of this type of inductor is very small, which limits the use of the inductor in integrated circuits. However, there is an increasing need for high-performance, large-value integrated inductors.

硅通孔(Through Silicon Via,TSV)是一种穿透硅衬底的三维结构,可以有效提高电路的集成度和电路系统的质量和性能,工艺技术也日渐成熟,为三维集成电感器的设计和制造提供了新的方法。Through Silicon Via (TSV) is a three-dimensional structure that penetrates the silicon substrate, which can effectively improve the integration of circuits and the quality and performance of circuit systems. and manufacturing offers new methods.

发明内容Contents of the invention

本发明的目的在于提供一种基于硅通孔阵列的、具有面积小、集成度高、电感值大、品质因数高等优点的三维螺旋电感器。The purpose of the present invention is to provide a three-dimensional spiral inductor based on a through-silicon via array, which has the advantages of small area, high integration, large inductance, and high quality factor.

为了实现上述目标,本发明采用如下的技术方案:In order to achieve the above object, the present invention adopts the following technical solutions:

一种基于硅通孔阵列的三维螺旋电感器,包括:顶层、中间层和底层,其特征在于,A three-dimensional spiral inductor based on a through-silicon via array, comprising: a top layer, an intermediate layer and a bottom layer, characterized in that,

前述中间层为半导体衬底层(201),采用硅材料制成,其上刻蚀有若干个贯通上下表面的硅通孔,所有硅通孔的直径均相等,前述硅通孔排列成一个N×N的方块矩阵,前述N≥5,所有硅通孔之间的行间距和列间距均相等,前述硅通孔内填充有与硅通孔等高的金属柱(203),前述金属柱(203)与硅通孔的内壁之间还填充有绝缘层(202);The aforementioned intermediate layer is a semiconductor substrate layer (201), made of silicon material, etched with a number of through-silicon holes penetrating the upper and lower surfaces, all of which have the same diameter, and the aforementioned through-silicon holes are arranged in an N× A square matrix of N, the aforementioned N≥5, the row spacing and column spacing between all TSVs are equal, the aforementioned TSVs are filled with metal pillars (203) equal in height to the TSVs, and the aforementioned metal pillars (203) ) and the inner wall of the TSV is also filled with an insulating layer (202);

前述顶层为顶层介质层(101),采用绝缘材料制成,其内制作有顶层金属互连线(102)、顶层第一极板金属互连线(103)和顶层第二极板金属互连线(104);The aforementioned top layer is the top layer dielectric layer (101), which is made of insulating material, and the top layer metal interconnection line (102), the top layer first plate metal interconnection line (103) and the top layer second plate metal interconnection line are made in it. line(104);

前述底层为底层介质层(301),采用绝缘材料制成,其内制作有底层金属互连线(302);The aforementioned bottom layer is the bottom dielectric layer (301), which is made of insulating material, and the bottom metal interconnection line (302) is made therein;

前述顶层、中间层和底层依次结合后,顶层金属互连线(102)、金属柱(203)和底层金属互连线(302)连接在一起,并组成一个不间断的串联路径,前述串联路径在竖直平面内形成的是一个三维螺旋结构,前述三维螺旋结构即构成一个三维螺旋电感器;前述顶层第一金属互连线(103)和顶层第二极板金属互连线(104)作为该三维螺旋电感器的两个极板的引出电极;使用时,电流从三维螺旋电感器的一个极板流向另一个极板,除了位于中心的金属柱(203)外,电流将依次通过每一个金属柱(203)。After the above-mentioned top layer, middle layer and bottom layer are sequentially combined, the top-layer metal interconnection line (102), the metal column (203) and the bottom-layer metal interconnection line (302) are connected together to form an uninterrupted series path, the aforementioned series path What is formed in the vertical plane is a three-dimensional spiral structure, and the aforementioned three-dimensional spiral structure constitutes a three-dimensional spiral inductor; the first metal interconnection line (103) of the aforementioned top layer and the second plate metal interconnection line (104) of the top layer are used as The lead-out electrodes of the two pole plates of the three-dimensional spiral inductor; when in use, the current flows from one pole plate of the three-dimensional spiral inductor to the other pole plate, except for the metal column (203) at the center, the current will pass through each Metal posts (203).

前述的基于硅通孔阵列的三维螺旋电感器,其特征在于,制作前述顶层介质层(101)、底层介质层(301)和绝缘层(202)使用的绝缘材料为二氧化硅、氮化硅或氮氧化硅。The aforementioned three-dimensional spiral inductor based on the through-silicon hole array is characterized in that the insulating materials used to make the aforementioned top dielectric layer (101), bottom dielectric layer (301) and insulating layer (202) are silicon dioxide, silicon nitride or silicon oxynitride.

前述的基于硅通孔阵列的三维螺旋电感器,其特征在于,制作前述金属柱(203)使用的材料为铜或铝。The aforementioned three-dimensional spiral inductor based on the TSV array is characterized in that the material used to make the aforementioned metal pillar (203) is copper or aluminum.

前述的基于硅通孔阵列的三维螺旋电感器,其特征在于,制作前述顶层金属互连线(102)、顶层第一极板金属互连线(103)、顶层第二极板金属互连线(104)和底层金属互连线(302)使用的材料为铜或铝。The aforementioned three-dimensional spiral inductor based on a through-silicon hole array is characterized in that the aforementioned top-layer metal interconnection (102), the top-level first plate metal interconnection (103), and the top-level second plate metal interconnection are made (104) and the underlying metal interconnection (302) are made of copper or aluminum.

本发明的有益之处在于:本发明的基于硅通孔阵列的三维螺旋电感器,其半导体衬底层中的硅通孔排列成N×N的方块矩阵(N≥5),并且硅通孔内的金属柱(203)与顶层金属互连线(102)、底层金属互连线(302)连接在一起以后形成串联路径,该串联路径在竖直平面内是一个三维螺旋结构(即三维螺旋电感器),在使用中,电流从三维螺旋电感器的一个极板流向另一个极板,除了位于中心的金属柱外,电流将依次通过每一个金属柱,由于每一个硅通孔的电感值都等于其本身自感与相邻硅通孔对其互感之和,三维螺旋电感器的总电感值等于阵列内所有硅通孔自感电感值和互感电感值的叠加,所以本发明的三维螺旋电感器可以大幅提高集成电感器的质量和电感值,从而可以很好的满足日益发展的现代通信系统对集成电感器的要求。The benefit of the present invention lies in that in the three-dimensional spiral inductor based on the TSV array of the present invention, the TSVs in the semiconductor substrate layer are arranged in an N×N square matrix (N≥5), and the TSVs in the TSVs The metal column (203) of the top layer metal interconnection line (102) and the bottom layer metal interconnection line (302) are connected together to form a series path, and the series path is a three-dimensional spiral structure in the vertical plane (that is, a three-dimensional spiral inductor device), in use, the current flows from one plate of the three-dimensional spiral inductor to the other plate, except for the metal column in the center, the current will pass through each metal column in turn, because the inductance value of each TSV is different Equal to the sum of its own self-inductance and the mutual inductance of adjacent TSVs, the total inductance of the three-dimensional spiral inductor is equal to the superposition of the self-inductance and mutual inductance values of all TSVs in the array, so the three-dimensional spiral inductor of the present invention The inductor can greatly improve the quality and inductance value of the integrated inductor, so that it can well meet the requirements of the increasingly developed modern communication system for the integrated inductor.

附图说明Description of drawings

图1是本发明的三维螺旋电感器的顶层介质层的俯视图;Fig. 1 is the plan view of the top dielectric layer of three-dimensional spiral inductor of the present invention;

图2是本发明的三维螺旋电感器的半导体衬底层的俯视图;Fig. 2 is the top view of the semiconductor substrate layer of the three-dimensional spiral inductor of the present invention;

图3是本发明的三维螺旋电感器的底层介质层的俯视图;Fig. 3 is the top view of the bottom dielectric layer of the three-dimensional spiral inductor of the present invention;

图4是顶层介质层、半导体衬底层、底层介质层叠加后的透视图;Fig. 4 is a perspective view after stacking the top dielectric layer, the semiconductor substrate layer and the bottom dielectric layer;

图5是图4中的三维螺旋电感器的A-A’剖面图;Fig. 5 is the A-A ' sectional view of the three-dimensional spiral inductor in Fig. 4;

图6是图4中的三维螺旋电感器的B-B’剖面图;Fig. 6 is the B-B' sectional view of the three-dimensional spiral inductor in Fig. 4;

图7是图4中的三维螺旋电感器的C-C’剖面图;Fig. 7 is the C-C ' sectional view of the three-dimensional spiral inductor in Fig. 4;

图8是本发明的三维螺旋电感器的电感值(L值)随电感面积变化的曲线图;Fig. 8 is the graph that the inductance value (L value) of the three-dimensional spiral inductor of the present invention changes with the inductance area;

图9是本发明的三维螺旋电感器的电感品质因数(Q值)随电感面积变化的曲线图。Fig. 9 is a graph showing the variation of the inductance quality factor (Q value) with the inductance area of the three-dimensional spiral inductor of the present invention.

图中附图标记的含义:101-顶层介质层、102-顶层金属互连线、103-顶层第一极板金属互连线、104-顶层第二极板金属互连线、201-半导体衬底层、202-绝缘层、203-金属柱,301-底层介质层、302-底层金属互连线。The meanings of reference signs in the figure: 101-top dielectric layer, 102-top metal interconnection, 103-top first plate metal interconnection, 104-top second plate metal interconnection, 201-semiconductor lining Bottom layer, 202—insulation layer, 203—metal pillar, 301—bottom dielectric layer, 302—bottom metal interconnection line.

具体实施方式detailed description

以下结合附图和具体实施例对本发明作具体的介绍。The present invention will be specifically introduced below in conjunction with the accompanying drawings and specific embodiments.

一、三维螺旋电感器的结构1. The structure of three-dimensional spiral inductor

本发明的基于硅通孔阵列的三维螺旋电感器的结构包括:顶层、中间层和底层。The structure of the three-dimensional spiral inductor based on the through-silicon hole array of the present invention includes: a top layer, a middle layer and a bottom layer.

1、顶层1. Top floor

参照图1,顶层为顶层介质层101,采用绝缘材料制成,其内制作有顶层金属互连线102、顶层第一极板金属互连线103和顶层第二极板金属互连线104。Referring to FIG. 1 , the top layer is a top dielectric layer 101, which is made of insulating material, and a top metal interconnection 102, a top first plate metal interconnection 103 and a top second plate metal interconnection 104 are fabricated therein.

制作顶层介质层101使用的绝缘材料为二氧化硅、氮化硅或氮氧化硅。The insulating material used for making the top dielectric layer 101 is silicon dioxide, silicon nitride or silicon oxynitride.

制作顶层金属互连线102、顶层第一极板金属互连线103和顶层第二极板金属互连线104使用的材料为铜或铝。The material used to make the top metal interconnection 102 , the top first plate metal interconnection 103 and the top second plate metal interconnection 104 is copper or aluminum.

2、中间层2. Middle layer

参照图2,中间层为半导体衬底层201,采用硅材料制成,其上刻蚀有若干个贯通上下表面的硅通孔,所有硅通孔的直径均相等,硅通孔排列成一个N×N的方块矩阵,N≥5,所有硅通孔之间的行间距和列间距均相等,硅通孔内填充有与硅通孔等高的金属柱203,金属柱203与硅通孔的内壁之间还填充有绝缘层202。Referring to Fig. 2, the middle layer is a semiconductor substrate layer 201, which is made of silicon material, and a number of TSVs penetrating the upper and lower surfaces are etched on it, all TSVs have the same diameter, and the TSVs are arranged in an N× A square matrix of N, N≥5, the row spacing and column spacing between all TSVs are equal, the TSVs are filled with metal pillars 203 equal in height to the TSVs, and the metal pillars 203 are in contact with the inner walls of the TSVs An insulating layer 202 is also filled therebetween.

制作绝缘层202使用的绝缘材料为二氧化硅、氮化硅或氮氧化硅。The insulating material used for making the insulating layer 202 is silicon dioxide, silicon nitride or silicon oxynitride.

制作金属柱203使用的材料为铜或铝。The material used to make the metal post 203 is copper or aluminum.

3、底层3. Bottom layer

参照图3,底层为底层介质层301,采用绝缘材料制成,其内制作有底层金属互连线302。Referring to FIG. 3 , the bottom layer is a bottom dielectric layer 301 made of insulating material, and a bottom metal interconnection line 302 is fabricated therein.

制作底层介质层301使用的绝缘材料为二氧化硅、氮化硅或氮氧化硅。The insulating material used to make the underlying dielectric layer 301 is silicon dioxide, silicon nitride or silicon oxynitride.

制作底层金属互连线302使用的材料为铜或铝。The material used to make the bottom metal interconnection line 302 is copper or aluminum.

参照图4、图5、图6和图7,顶层、中间层和底层依次结合后,其中的顶层金属互连线102、金属柱203和底层金属互连线302连接在一起,并组成一个不间断的串联路径,该串联路径在竖直平面内形成的是一个三维螺旋结构,该三维螺旋结构即构成一个三维螺旋电感器;其中的顶层第一金属互连线103和顶层第二极板金属互连线104作为该三维螺旋电感器的两个极板的引出电极。Referring to Fig. 4, Fig. 5, Fig. 6 and Fig. 7, after the top layer, the middle layer and the bottom layer are sequentially combined, the top layer metal interconnection lines 102, the metal pillars 203 and the bottom layer metal interconnection lines 302 are connected together to form a different Discontinuous series path, what this series path forms in the vertical plane is a three-dimensional spiral structure, and this three-dimensional spiral structure promptly constitutes a three-dimensional spiral inductor; wherein the first metal interconnection line 103 of the top layer and the second plate metal of the top layer The interconnection wire 104 serves as the lead-out electrodes of the two plates of the three-dimensional spiral inductor.

使用时,电流从三维螺旋电感器的一个极板流向另一个极板,除了位于中心的金属柱203外,电流将依次通过每一个金属柱203。When in use, the current flows from one pole plate to the other pole plate of the three-dimensional spiral inductor, and the current will pass through each metal pole 203 in turn except the central metal pole 203 .

由于每一个硅通孔的电感值都等于其本身自感与相邻硅通孔对其互感之和,三维螺旋电感器的总电感值等于阵列内所有硅通孔自感电感值和互感电感值的叠加,所以本发明的三维螺旋电感器可以大幅提高集成电感器的质量和电感值,从而可以很好的满足日益发展的现代通信系统对集成电感器的要求。Since the inductance of each TSV is equal to the sum of its own self-inductance and the mutual inductance of adjacent TSVs, the total inductance of the three-dimensional spiral inductor is equal to the self-inductance and mutual inductance of all TSVs in the array. superposition, so the three-dimensional spiral inductor of the present invention can greatly improve the quality and inductance value of the integrated inductor, so that it can well meet the requirements of the increasingly developed modern communication system for the integrated inductor.

二、三维螺旋电感器的性能检测2. Performance testing of three-dimensional spiral inductors

1、电感器的电感值1. The inductance value of the inductor

图8是本发明的三维螺旋电感器的电感值(L值)随电感面积变化的曲线图。Fig. 8 is a graph showing the variation of the inductance value (L value) with the inductance area of the three-dimensional spiral inductor of the present invention.

由图8可知:It can be seen from Figure 8:

(1)本发明的三维螺旋电感器和普通平面电感器的电感值都随电感面积的增大而增大,在电感面积相同的情况下,本发明的三维螺旋电感器的电感值约为普通平面电感器的电感值的3.2倍;(1) The inductance value of the three-dimensional spiral inductor of the present invention and the ordinary planar inductor all increases with the increase of the inductance area, and under the same situation of the inductance area, the inductance value of the three-dimensional spiral inductor of the present invention is about ordinary 3.2 times the inductance value of the planar inductor;

(2)在电感面积均为50um×50um的情况下,本发明的三维螺旋电感器的电感值的单位面积电感密度约为304nH/mm2,远大于普通平面电感器的电感值的单位面积电感密度(仅为93nH/mm2);(2) When the inductance area is 50um×50um, the inductance density per unit area of the inductance value of the three-dimensional spiral inductor of the present invention is about 304nH/mm 2 , which is far greater than the inductance per unit area of the inductance value of ordinary planar inductors Density (only 93nH/mm 2 );

2、电感器的品质因数2. The quality factor of the inductor

图9是本发明的三维螺旋电感器的电感品质因数(Q值)随电感面积变化的曲线图。Fig. 9 is a graph showing the variation of the inductance quality factor (Q value) with the inductance area of the three-dimensional spiral inductor of the present invention.

由图9可知:It can be seen from Figure 9 that:

(1)在0~20GHz频率范围内,本发明的三维螺旋电感器的品质因数在15~25之间,远优于同尺寸的普通平面电感器的品质因数;(1) In the frequency range of 0 to 20 GHz, the quality factor of the three-dimensional spiral inductor of the present invention is between 15 and 25, which is far superior to that of ordinary planar inductors of the same size;

(2)本发明的三维螺旋电感器的品质因数随频率变化,峰值位于6GHz附近,该峰值频率大于普通平面电感器的品质因数。(2) The quality factor of the three-dimensional spiral inductor of the present invention varies with frequency, and the peak is located near 6 GHz, and the peak frequency is higher than the quality factor of ordinary planar inductors.

由此可见,本发明的基于硅通孔(TSV)阵列的三维螺旋电感器,其大幅提高了集成电感器的质量和电感值,更适用于集成电路,尤其是射频/微波/毫米波电路中。It can be seen that the three-dimensional spiral inductor based on the through-silicon via (TSV) array of the present invention greatly improves the quality and inductance value of the integrated inductor, and is more suitable for integrated circuits, especially in radio frequency/microwave/millimeter wave circuits .

需要说明的是,上述实施例不以任何形式限制本发明,凡采用等同替换或等效变换的方式所获得的技术方案,均落在本发明的保护范围内。It should be noted that the above embodiments do not limit the present invention in any form, and all technical solutions obtained by means of equivalent replacement or equivalent transformation fall within the protection scope of the present invention.

Claims (4)

1. a three-dimensional spiral inductor based on silicon via-hole array, including: top layer, intermediate layer and bottom, it is characterised in that
Described top layer is top layer dielectric layer (101), adopts and is made from an insulative material, make in it have top-level metallic interconnection line (102), Top layer the first pole plate metal interconnecting wires (103) and top layer the second pole plate metal interconnecting wires (104);
Described intermediate layer is semiconductor substrate layer (201), uses silicon materials to make, it is etched with several through upper and lower surfaces Silicon through hole, the diameter of all silicon through holes is the most equal, and described silicon arrays of openings becomes the square matrix of a N × N, described N >=5, Line space and column pitch between all silicon through holes are the most equal, are filled with the metal column contour with silicon through hole in described silicon through hole (203), insulating barrier (202) it is also filled with between described metal column (203) and the inwall of silicon through hole;
Described bottom is underlying dielectric layer (301), adopts and is made from an insulative material, and making in it has underlying metal interconnection line (302);
After described top layer, intermediate layer and bottom combine successively, top-level metallic interconnection line (102), metal column (203) and underlying metal Interconnection line (302) links together, and forms a continual tandem paths, and described tandem paths is formed in perpendicular Be a three-dimensional spiral structure, described three-dimensional spiral structure i.e. constitutes a three-dimensional spiral inductor;Described top layer the first gold medal Belong to interconnection line (103) and top layer the second pole plate metal interconnecting wires (104) the drawing of two pole plates as this three-dimensional spiral inductor Go out electrode;During use, electric current flows to another pole plate from three-dimensional spiral inductor pole plate, except being positioned at the metal at center Outward, electric current will pass sequentially through each metal column (203) to post (203).
Three-dimensional spiral inductor based on silicon via-hole array the most according to claim 1, it is characterised in that make described top The insulant that layer dielectric layer (101), underlying dielectric layer (301) and insulating barrier (202) use is silicon dioxide, silicon nitride or nitrogen Silicon oxide.
Three-dimensional spiral inductor based on silicon via-hole array the most according to claim 1, it is characterised in that make described gold The material that genus post (203) uses is copper or aluminum.
Three-dimensional spiral inductor based on silicon via-hole array the most according to claim 3, it is characterised in that make described top Layer metal interconnecting wires (102), top layer the first pole plate metal interconnecting wires (103), top layer the second pole plate metal interconnecting wires (104) and the end The material that layer metal interconnecting wires (302) uses is copper or aluminum.
CN201610703063.2A 2016-08-22 2016-08-22 A kind of three-dimensional spiral inductor based on silicon via-hole array Pending CN106206553A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610703063.2A CN106206553A (en) 2016-08-22 2016-08-22 A kind of three-dimensional spiral inductor based on silicon via-hole array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610703063.2A CN106206553A (en) 2016-08-22 2016-08-22 A kind of three-dimensional spiral inductor based on silicon via-hole array

Publications (1)

Publication Number Publication Date
CN106206553A true CN106206553A (en) 2016-12-07

Family

ID=57524634

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610703063.2A Pending CN106206553A (en) 2016-08-22 2016-08-22 A kind of three-dimensional spiral inductor based on silicon via-hole array

Country Status (1)

Country Link
CN (1) CN106206553A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109743034A (en) * 2018-11-16 2019-05-10 西安电子科技大学 Low-pass filter design method based on through silicon via
CN110546779A (en) * 2017-05-02 2019-12-06 美光科技公司 Multi-die inductor with coupled through-substrate via core
CN110603635A (en) * 2017-05-02 2019-12-20 美光科技公司 Semiconductor device with backside coil for wireless signal and power coupling
CN110709985A (en) * 2017-05-02 2020-01-17 美光科技公司 Semiconductor device with through-substrate coils for wireless signal and power coupling
CN111641488A (en) * 2020-05-28 2020-09-08 苏州汉天下电子有限公司 Duplexer
US10796989B2 (en) 2017-05-02 2020-10-06 Micron Technology, Inc. 3D interconnect multi-die inductors with through-substrate via cores
US11942428B2 (en) 2017-05-02 2024-03-26 Micron Technology, Inc. Inductors with through-substrate via cores

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102522181A (en) * 2012-01-04 2012-06-27 西安电子科技大学 Planar spiral inductor with wide-narrow-alternatingly line width and space
CN102800647A (en) * 2012-08-22 2012-11-28 上海宏力半导体制造有限公司 Three-dimensional spiral inductor and forming method thereof
US20150097431A1 (en) * 2013-10-04 2015-04-09 Fern Nee Tan Embedded filters for power rail merger

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102522181A (en) * 2012-01-04 2012-06-27 西安电子科技大学 Planar spiral inductor with wide-narrow-alternatingly line width and space
CN102800647A (en) * 2012-08-22 2012-11-28 上海宏力半导体制造有限公司 Three-dimensional spiral inductor and forming method thereof
US20150097431A1 (en) * 2013-10-04 2015-04-09 Fern Nee Tan Embedded filters for power rail merger

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110546779A (en) * 2017-05-02 2019-12-06 美光科技公司 Multi-die inductor with coupled through-substrate via core
CN110603635A (en) * 2017-05-02 2019-12-20 美光科技公司 Semiconductor device with backside coil for wireless signal and power coupling
CN110709985A (en) * 2017-05-02 2020-01-17 美光科技公司 Semiconductor device with through-substrate coils for wireless signal and power coupling
US10796989B2 (en) 2017-05-02 2020-10-06 Micron Technology, Inc. 3D interconnect multi-die inductors with through-substrate via cores
CN110546779B (en) * 2017-05-02 2020-12-04 美光科技公司 Multi-die inductor with coupled through-substrate via core
US10872843B2 (en) 2017-05-02 2020-12-22 Micron Technology, Inc. Semiconductor devices with back-side coils for wireless signal and power coupling
CN110603635B (en) * 2017-05-02 2023-04-04 美光科技公司 Semiconductor device with backside coil for wireless signal and power coupling
US11823977B2 (en) 2017-05-02 2023-11-21 Micron Technology, Inc. Semiconductor devices with back-side coils for wireless signal and power coupling
US11942428B2 (en) 2017-05-02 2024-03-26 Micron Technology, Inc. Inductors with through-substrate via cores
CN109743034A (en) * 2018-11-16 2019-05-10 西安电子科技大学 Low-pass filter design method based on through silicon via
CN111641488A (en) * 2020-05-28 2020-09-08 苏州汉天下电子有限公司 Duplexer

Similar Documents

Publication Publication Date Title
CN106206553A (en) A kind of three-dimensional spiral inductor based on silicon via-hole array
TWI552286B (en) Composite restructured wafer structure
CN109755224B (en) Compact nested inductor structure based on through silicon via and preparation method thereof
CN108987374B (en) A three-dimensional capacitor based on TSV and RDL
CN106099280B (en) A LC Bandpass Filter Based on Through-Silicon Via Coupling Capacitance Distribution
CN111584457B (en) A TSV-based nested core inductor
CN106329038B (en) A kind of LC low-pass filter realized based on through silicon via array
US9330823B1 (en) Integrated circuit structure with inductor in silicon interposer
CN104979333A (en) Semiconductor integrated inductor
CN106207333B (en) A kind of LC low-pass filter based on through silicon via coupled capacitor
CN109981071A (en) A kind of three-dimensional low-pass filter based on coaxial through-silicon via and spiral inductance
CN106207334A (en) A kind of silica-based integrated low pass filter based on silicon through hole
CN107768781A (en) A kind of low pass filter with vertical spin formula silicon hole inductance
US10868509B2 (en) Band stop filter structure and method of forming
CN107068649B (en) A high-quality three-dimensional inductor based on through-silicon vias and its manufacturing process
CN109981067B (en) Three-dimensional integrated passive filter based on coaxial through silicon via
CN103824840B (en) Solenoid type differential inductance based on silicon hole
CN106329039A (en) LC high-pass filter based on through-silicon-via array
CN115036302A (en) A wafer-level power module and its manufacturing method
CN107994008A (en) A kind of new low-pass filter with solenoid type silicon hole inductance
US9117693B2 (en) Passive integrated circuit
CN106298735B (en) A kind of the three dimensional inductor structure and its manufacture craft of high quality factor
CN104409441B (en) Three-dimensional solenoid type inductor and transformer structure formed through utilizing multi-conductor silicon through holes
US20240021560A1 (en) Power delivery structures and methods of manufacturing thereof
CN207719380U (en) With the passive resonator of solenoid type silicon hole inductance

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20161207

RJ01 Rejection of invention patent application after publication