CN107644810B - Front electrode processing method of crimping IGBT/FRD chip - Google Patents
Front electrode processing method of crimping IGBT/FRD chip Download PDFInfo
- Publication number
- CN107644810B CN107644810B CN201610574275.5A CN201610574275A CN107644810B CN 107644810 B CN107644810 B CN 107644810B CN 201610574275 A CN201610574275 A CN 201610574275A CN 107644810 B CN107644810 B CN 107644810B
- Authority
- CN
- China
- Prior art keywords
- press
- fit
- metal layer
- igbt
- film layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
Landscapes
- Electrodes Of Semiconductors (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
Abstract
Description
技术领域Technical Field
本发明涉及电力电子功率器件技术领域,具体涉及一种压接式IGBT/FRD芯片的正面电极加工方法。The invention relates to the technical field of power electronic power devices, and in particular to a method for processing a front electrode of a press-fit IGBT/FRD chip.
背景技术Background technique
全控型电力电子器件IGBT(Insulated Gate Bipolar Transistor),由于其具备优越的门极控制功能、较低的通态损耗以及驱动电路简单等优点,广泛应用于大功率高压设备领域。全控型电力电子器件IGBT从封装形式来分主要包括压接式IGBT和焊接式IGBT,其中压接式IGBT相较于焊接式IGBT具备下述优点:The fully controlled power electronic device IGBT (Insulated Gate Bipolar Transistor) is widely used in the field of high-power and high-voltage equipment due to its superior gate control function, low conduction loss and simple drive circuit. The fully controlled power electronic device IGBT mainly includes press-fit IGBT and weld-fit IGBT in terms of packaging form. The press-fit IGBT has the following advantages over the weld-fit IGBT:
①:其内部引线采用压接方式接触连接,消除了绝大部分的焊接点,从而可以有效降低因功率循环和热循环发生焊接点开裂的故障率;①: The internal leads are connected by crimping, eliminating most of the welding points, thus effectively reducing the failure rate of welding point cracking due to power cycling and thermal cycling;
②:其可以实现双面散热,因而散热效率更高,可靠性更好;②: It can achieve double-sided heat dissipation, so the heat dissipation efficiency is higher and the reliability is better;
③:易于串联,可以提高设备的电压等级;③: Easy to connect in series, which can increase the voltage level of the equipment;
④:其封装失效模式为短路模式,即在承受过电压击穿的过程中,压接式IGBT的内部引线和硅芯片形成共融导电合金,在其发射极与集电极之间形成短路;基于该短路模式压接式IGBT应用于直流输电工程时,即使任一个串联的压接式IGBT发生失效,其余冗余的压接式IGBT仍可以正常工作。④: Its packaging failure mode is short-circuit mode, that is, during the overvoltage breakdown process, the internal leads and silicon chip of the press-fit IGBT form a eutectic conductive alloy, forming a short circuit between its emitter and collector; based on this short-circuit mode, when the press-fit IGBT is applied to DC transmission projects, even if any one of the series-connected press-fit IGBTs fails, the remaining redundant press-fit IGBTs can still work normally.
综上,基于压接式IGBT芯片的压接式功率模块能够广泛用于柔性直流输电和无功补偿技术领域,但是此时该压接式功率模块包含的压接式IGBT芯片和FRD芯片(FastRecovery Diode)需要承受8~65kN的压力,这个压力将会对压接式IGBT芯片和FRD芯片的结构和电特性带来影响,从而降低压接式功率模块的可靠性。In summary, the press-fit power module based on the press-fit IGBT chip can be widely used in the fields of flexible DC transmission and reactive power compensation technology. However, the press-fit IGBT chip and FRD chip (Fast Recovery Diode) contained in the press-fit power module need to withstand a pressure of 8 to 65 kN. This pressure will affect the structure and electrical characteristics of the press-fit IGBT chip and FRD chip, thereby reducing the reliability of the press-fit power module.
目前解决压接式IGBT/FRD芯片承受压力的方法是在其正面电极上增加一层软金属,利用金属的延展性缓冲压接式IGBT/FRD芯片承受的压力。其中常规半导体工艺中在正面电极增加一层软金属主要包括两种工艺方法:The current method to solve the pressure on the press-fit IGBT/FRD chip is to add a layer of soft metal on its front electrode, using the ductility of the metal to buffer the pressure on the press-fit IGBT/FRD chip. There are two main process methods for adding a layer of soft metal to the front electrode in conventional semiconductor processes:
1、直接法1. Direct method
在正面电极上直接淀积厚金属,通过两次光刻和刻蚀完成,但是采用湿法刻蚀不易控制两层金属的厚度,因此工艺精度要求较高、不易实现。Thick metal is directly deposited on the front electrode through two photolithography and etching processes. However, it is difficult to control the thickness of the two metal layers using wet etching, so the process requires high precision and is difficult to achieve.
2、间接法2. Indirect method
在压接式IGBT/FRD芯片前道工艺完成后,利用金属掩膜版蒸镀,金属通过金属掩膜版的窗口到达衬底表面,在指定区域淀积形成厚金属电极。间接法虽然相较于直接法减少了一次光刻和刻蚀工艺,缩短了加工周期和成本,但是需要对现有设备进行改造,具体实施起来比较困难。After the front-end process of the press-fit IGBT/FRD chip is completed, the metal mask is used for evaporation, and the metal reaches the substrate surface through the window of the metal mask, and is deposited in the designated area to form a thick metal electrode. Although the indirect method reduces one photolithography and etching process compared to the direct method, shortening the processing cycle and cost, it requires the modification of existing equipment, which is difficult to implement.
发明内容Summary of the invention
为了克服现有技术的缺陷,本发明提供了一种压接式IGBT/FRD芯片的正面电极加工方法、一种压接式IGBT芯片、一种压接式FRD芯片及一种压接式功率模块。In order to overcome the defects of the prior art, the present invention provides a front electrode processing method of a press-fit IGBT/FRD chip, a press-fit IGBT chip, a press-fit FRD chip and a press-fit power module.
第一方面,本发明中一种压接式IGBT/FRD芯片的正面电极加工方法的技术方案是:In the first aspect, the technical solution of a method for processing the front electrode of a press-fit IGBT/FRD chip in the present invention is:
所述正面电极包括第一金属层和第二金属层,所述正面电极加工方法包括:The front electrode comprises a first metal layer and a second metal layer, and the front electrode processing method comprises:
在所述第一金属层上采用化学气相沉积方法形成第一薄膜层并对所述第一薄膜层刻蚀形成第一窗口;forming a first thin film layer on the first metal layer by chemical vapor deposition and etching the first thin film layer to form a first window;
对所述第一窗口处暴露出的所述第一金属层进行反溅刻蚀,去除所述第一金属层表面的氧化层并将其表面打毛糙;Performing back sputtering etching on the first metal layer exposed at the first window to remove the oxide layer on the surface of the first metal layer and roughen the surface;
将所述第二金属层溅射在所述第一金属层和第一薄膜层形成的组合结构的表面上,并对所述第二金属层进行刻蚀;sputtering the second metal layer onto the surface of the combined structure formed by the first metal layer and the first thin film layer, and etching the second metal layer;
在所述第一薄膜层和第二金属层形成的组合结构的表面涂覆第二薄膜层,对所述第二薄膜层刻蚀形成用于焊接的第二窗口。A second thin film layer is coated on the surface of the combined structure formed by the first thin film layer and the second metal layer, and the second thin film layer is etched to form a second window for welding.
本发明进一步提供的优选技术方案为:所述对第一窗口处暴露出的第一金属层进行反溅刻蚀的厚度为50埃。The preferred technical solution further provided by the present invention is that the thickness of the first metal layer exposed at the first window by back sputtering etching is 50 angstroms.
本发明进一步提供的优选技术方案为:所述在第一薄膜层和第二金属层形成的组合结构的表面涂覆第二薄膜层包括:The preferred technical solution further provided by the present invention is: coating the second film layer on the surface of the combined structure formed by the first film layer and the second metal layer comprises:
在所述组合结构的所有表面上旋转涂布所述第二薄膜层。The second film layer is spin-coated on all surfaces of the combined structure.
本发明进一步提供的优选技术方案为:所述第一金属层的厚度为4微米;所述第二金属层的厚度为3-8微米。The present invention further provides a preferred technical solution: the thickness of the first metal layer is 4 microns; the thickness of the second metal layer is 3-8 microns.
本发明进一步提供的优选技术方案为:所述第一薄膜层为SixNy薄膜层;所述第二薄膜层为聚酰亚胺薄膜层。The present invention further provides a preferred technical solution: the first film layer is a SixNy film layer; the second film layer is a polyimide film layer.
本发明进一步提供的优选技术方案为:所述第一薄膜层厚度为0.7微米;所述第二薄膜层的厚度为20微米。The preferred technical solution further provided by the present invention is: the thickness of the first film layer is 0.7 micrometers; the thickness of the second film layer is 20 micrometers.
第二方面,本发明中一种压接式IGBT芯片的技术方案是:In the second aspect, a technical solution of a press-fit IGBT chip in the present invention is:
压接式IGBT芯片包括集电极电极、发射极电极和栅极电极,所述发射极电极采用上述一种压接式IGBT/FRD芯片的正面电极加工方法制造的正面电极。The press-fit IGBT chip comprises a collector electrode, an emitter electrode and a gate electrode, wherein the emitter electrode is a front electrode manufactured by the above-mentioned front electrode processing method of a press-fit IGBT/FRD chip.
第三方面,本发明中一种压接式FRD芯片的技术方案是:In a third aspect, a technical solution of a press-fit FRD chip in the present invention is:
所述压接式FRD芯片包括采用上述一种压接式IGBT/FRD芯片的正面电极加工方法制造的正面电极。The press-fit FRD chip includes a front electrode manufactured by the above-mentioned front electrode processing method of a press-fit IGBT/FRD chip.
第四方面,本发明中一种压接式功率模块的技术方案是:In a fourth aspect, a technical solution of a press-fit power module in the present invention is:
所述压接式功率模块包括多个上述压接式IGBT芯片和多个上述压接式FRD芯片。The press-fit power module comprises a plurality of the press-fit IGBT chips and a plurality of the press-fit FRD chips.
与最接近的现有技术相比,本发明的有益效果是:Compared with the closest prior art, the beneficial effects of the present invention are:
1、本发明提供的一种压接式IGBT/FRD芯片的正面电极加工方法,压接式IGBT/FRD芯片的正面电极包含两个金属层,可以利用金属层的延展性缓冲压接式IGBT/FRD芯片承受的压力,减少压力对压接式IGBT/FRD芯片电特性的影响;1. A method for processing a front electrode of a press-bonded IGBT/FRD chip provided by the present invention. The front electrode of the press-bonded IGBT/FRD chip comprises two metal layers. The ductility of the metal layers can be used to buffer the pressure borne by the press-bonded IGBT/FRD chip, thereby reducing the influence of the pressure on the electrical characteristics of the press-bonded IGBT/FRD chip.
2、本发明提供的一种压接式IGBT/FRD芯片的正面电极加工方法,对第一窗口处暴露出的第一金属层进行反溅刻蚀,不仅可以去除第一金属层表面的氧化层,也可以将第一金属层打毛糙,利于第二金属层溅射在第一金属层上,增大两个金属层的粘附性;2. The present invention provides a front electrode processing method for a press-fit IGBT/FRD chip, which performs back sputtering etching on the first metal layer exposed at the first window, which can not only remove the oxide layer on the surface of the first metal layer, but also roughen the first metal layer, which is conducive to sputtering the second metal layer on the first metal layer, thereby increasing the adhesion of the two metal layers;
3、本发明提供的一种压接式IGBT/FRD芯片的正面电极加工方法,第一金属层的厚度为4微米,第二金属层的厚度为3-8微米,两个金属层溅射后其组合结构的厚度可达7-12微米,能够提高正面电极承受的压力;3. The present invention provides a method for processing the front electrode of a press-fit IGBT/FRD chip, wherein the thickness of the first metal layer is 4 microns, the thickness of the second metal layer is 3-8 microns, and the thickness of the combined structure of the two metal layers after sputtering can reach 7-12 microns, which can increase the pressure that the front electrode can withstand;
4、本发明提供的一种压接式IGBT芯片,其发射极电极包含两层软金属,有利于缓冲压接式IGBT芯片承受的压力,该压力值可达8-65kN;4. A press-fit IGBT chip provided by the present invention has an emitter electrode comprising two layers of soft metal, which is conducive to buffering the pressure borne by the press-fit IGBT chip, and the pressure value can reach 8-65kN;
5、本发明提供的一种压接式FRD芯片,其正面电极包含两层软金属,有利于缓冲压接式IGBT芯片承受的压力,该压力值可达8-65kN;5. A press-fit FRD chip provided by the present invention has a front electrode comprising two layers of soft metal, which is conducive to buffering the pressure borne by the press-fit IGBT chip, and the pressure value can reach 8-65kN;
6、本发明提供的一种压接式功率模块,包括多个压接式IGBT芯片和多个压接式FRD芯片,其压接式IGBT芯片的发射极电极包含两层软金属,有利于缓冲压接式IGBT芯片承受的压力,该压力值可达8-65kN;其压接式FRD芯片的正面电极包含两层软金属,有利于缓冲压接式IGBT芯片承受的压力,该压力值也可达8-65kN。6. A press-fit power module provided by the present invention comprises a plurality of press-fit IGBT chips and a plurality of press-fit FRD chips, wherein the emitter electrode of the press-fit IGBT chip comprises two layers of soft metal, which is beneficial for buffering the pressure borne by the press-fit IGBT chip, and the pressure value can reach 8-65kN; the front electrode of the press-fit FRD chip comprises two layers of soft metal, which is beneficial for buffering the pressure borne by the press-fit IGBT chip, and the pressure value can also reach 8-65kN.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1:本发明实施例中一种压接式IGBT/FRD芯片的正面电极加工方法的实施流程示意图;FIG1 is a schematic diagram of an implementation process of a method for processing a front electrode of a press-fit IGBT/FRD chip according to an embodiment of the present invention;
图2:本发明实施例中一种压接式IGBT/FRD芯片的正面电极的结构示意图;FIG2 is a schematic structural diagram of a front electrode of a press-fit IGBT/FRD chip according to an embodiment of the present invention;
其中,201:衬底;202:第一金属层;203:第二金属层;204:第一薄膜层;205:第二薄膜层。Wherein, 201: substrate; 202: first metal layer; 203: second metal layer; 204: first thin film layer; 205: second thin film layer.
具体实施方式Detailed ways
为使本发明实施例的目的、技术方案和优点更加清楚,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地说明,显然,所描述的实施例是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。In order to make the purpose, technical solution and advantages of the embodiments of the present invention clearer, the technical solution in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.
下面分别结合附图,对本发明实施例提供的一种压接式IGBT/FRD芯片的正面电极加工方法进行说明。A front electrode processing method of a press-fit IGBT/FRD chip provided by an embodiment of the present invention is described below in conjunction with the accompanying drawings.
图1为本发明实施例中一种压接式IGBT/FRD芯片的正面电极加工方法的实施流程示意图,图2为本发明实施例中一种压接式IGBT/FRD芯片的正面电极的结构示意图,如图所示,本实施例中压接式IGBT/FRD芯片的正面电极包括第一金属层202和第二金属层203,采用常规半导体工艺将第一金属层202加工在压接式IGBT/FRD芯片的相应位置后,按照下述步骤加工由第一金属层202和第二金属层203组成的正面电极:FIG1 is a schematic diagram of the implementation process of a method for processing a front electrode of a press-fit IGBT/FRD chip in an embodiment of the present invention, and FIG2 is a schematic diagram of the structure of a front electrode of a press-fit IGBT/FRD chip in an embodiment of the present invention. As shown in the figure, the front electrode of the press-fit IGBT/FRD chip in this embodiment includes a first metal layer 202 and a second metal layer 203. After the first metal layer 202 is processed at a corresponding position of the press-fit IGBT/FRD chip using a conventional semiconductor process, the front electrode composed of the first metal layer 202 and the second metal layer 203 is processed according to the following steps:
步骤S101:在第一金属层202上采用化学气相沉积方法形成第一薄膜层204,并对第一薄膜层204刻蚀形成第一窗口。其中第一金属层202可以采用金属铝,其厚度可以为4微米,衬底201可以为硅片。第一薄膜层204可以采用SixNy薄膜,其厚度可以为0.7微米。Step S101: Form a first thin film layer 204 on the first metal layer 202 by chemical vapor deposition, and etch the first thin film layer 204 to form a first window. The first metal layer 202 can be made of aluminum, with a thickness of 4 microns, and the substrate 201 can be a silicon wafer. The first thin film layer 204 can be made of SixNy thin film, with a thickness of 0.7 microns.
本实施例中对第一薄膜层204刻蚀可以采用干法刻蚀形成第一窗口。In this embodiment, the first thin film layer 204 may be etched by dry etching to form the first window.
步骤S102:对第一窗口处暴露出的第一金属层202进行反溅刻蚀,去除第一金属层202表面的氧化层并将其表面打毛糙。Step S102: performing back sputtering etching on the first metal layer 202 exposed at the first window to remove the oxide layer on the surface of the first metal layer 202 and roughen its surface.
本实施例中对第一窗口处暴露出的第一金属层202进行反溅刻蚀工艺的主要目的为:由于金属铝在空气中易氧化,通过反溅射刻蚀工艺可以去除第一金属层202表面的氧化层,同时也可以将第一金属层202表面打毛糙,利于第二金属层203溅射在第一金属层202上,即利于两个金属层之间的粘附。In the present embodiment, the main purpose of performing the reverse sputtering etching process on the first metal layer 202 exposed at the first window is: since metal aluminum is easily oxidized in the air, the oxide layer on the surface of the first metal layer 202 can be removed by the reverse sputtering etching process, and the surface of the first metal layer 202 can also be roughened, which is beneficial to sputtering the second metal layer 203 on the first metal layer 202, that is, it is beneficial to the adhesion between the two metal layers.
本实施例中对第一窗口处暴露出的第一金属层202进行反溅刻蚀的厚度可以为50埃,从而去除第一金属层202表面的氧化层。In this embodiment, the thickness of the back sputtering etching performed on the first metal layer 202 exposed at the first window may be 50 angstroms, so as to remove the oxide layer on the surface of the first metal layer 202 .
步骤S103:将第二金属层203溅射在第一金属层202和第一薄膜层204形成的组合结构的表面上,并对第二金属层203进行刻蚀。其中第二金属层203可以采用金属铝,其厚度可以为3-8微米。Step S103: sputter the second metal layer 203 on the surface of the combined structure formed by the first metal layer 202 and the first film layer 204, and etch the second metal layer 203. The second metal layer 203 can be made of metal aluminum, and its thickness can be 3-8 microns.
步骤S104:在第一薄膜层204和第二金属203层形成的组合结构的表面涂覆第二薄膜层205,对第二薄膜层205刻蚀形成用于焊接的第二窗口。Step S104: coating a second thin film layer 205 on the surface of the combined structure formed by the first thin film layer 204 and the second metal layer 203, and etching the second thin film layer 205 to form a second window for welding.
本实施例中在该组合结构的表面涂覆第二薄膜层205包括:在组合结构的所有表面上旋转涂布第二薄膜层205,该第二薄膜层205可以为聚酰亚胺薄膜层PI(Polyimide,PI),其厚度可以为20微米。In this embodiment, coating the second film layer 205 on the surface of the combined structure includes: spin coating the second film layer 205 on all surfaces of the combined structure. The second film layer 205 can be a polyimide film layer PI (Polyimide, PI) with a thickness of 20 microns.
本发明还提供了一种压接式IGBT芯片,并给出具体的实施例。本实施例中压接式IGBT芯片包括集电极电极、发射极电极和栅极电极。其中,发射极电极采用图2所示的上述压接式IGBT/FRD芯片的正面电极加工方法实施流程制造的正面电极。发射极电极包含两层软金属,有利于缓冲压接式IGBT芯片承受的压力,本实施例中压接式IGBT芯片可以承受8-65kN的压力。The present invention also provides a press-fit IGBT chip and gives a specific embodiment. In this embodiment, the press-fit IGBT chip includes a collector electrode, an emitter electrode and a gate electrode. Among them, the emitter electrode is a front electrode manufactured by the front electrode processing method of the above-mentioned press-fit IGBT/FRD chip shown in Figure 2. The emitter electrode contains two layers of soft metal, which is conducive to buffering the pressure borne by the press-fit IGBT chip. In this embodiment, the press-fit IGBT chip can withstand a pressure of 8-65kN.
本发明还提供了一种压接式FRD芯片,并给出具体的实施例。本实施例中压接式FRD芯片包括图2所示的上述压接式IGBT/FRD芯片的正面电极加工方法实施流程制造的正面电极。该正面电极包含两层软金属,有利于缓冲压接式FRD芯片承受的压力,本实施例中压接式FRD芯片可以承受8-65kN的压力。The present invention also provides a press-fit FRD chip and gives a specific embodiment. In this embodiment, the press-fit FRD chip includes a front electrode manufactured by the front electrode processing method implementation process of the above-mentioned press-fit IGBT/FRD chip shown in Figure 2. The front electrode contains two layers of soft metal, which is conducive to buffering the pressure borne by the press-fit FRD chip. In this embodiment, the press-fit FRD chip can withstand a pressure of 8-65kN.
本发明还提供了一种压接式功率模块,并给出具体的实施例。本实施例中压接式功率模块包括多个压接式IGBT芯片和多个压接式FRD芯片。其中,压接式IGBT芯片可以为上述实施例提供的压接式IGBT芯片,压接式FRD芯片可以为上述实施例提供的压接式FRD芯片。本实施例中压接式功率模块可以承受8-65kN的压力。The present invention also provides a press-fit power module and gives a specific embodiment. In this embodiment, the press-fit power module includes a plurality of press-fit IGBT chips and a plurality of press-fit FRD chips. Among them, the press-fit IGBT chip can be the press-fit IGBT chip provided in the above embodiment, and the press-fit FRD chip can be the press-fit FRD chip provided in the above embodiment. In this embodiment, the press-fit power module can withstand a pressure of 8-65kN.
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include these modifications and variations.
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610574275.5A CN107644810B (en) | 2016-07-20 | 2016-07-20 | Front electrode processing method of crimping IGBT/FRD chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610574275.5A CN107644810B (en) | 2016-07-20 | 2016-07-20 | Front electrode processing method of crimping IGBT/FRD chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107644810A CN107644810A (en) | 2018-01-30 |
| CN107644810B true CN107644810B (en) | 2024-05-31 |
Family
ID=61109557
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610574275.5A Active CN107644810B (en) | 2016-07-20 | 2016-07-20 | Front electrode processing method of crimping IGBT/FRD chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107644810B (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1956177A (en) * | 2005-10-24 | 2007-05-02 | 财团法人工业技术研究院 | Chip structure, chip packaging structure and technology |
| CN101645407A (en) * | 2008-08-04 | 2010-02-10 | 中芯国际集成电路制造(上海)有限公司 | Under bump metal layer, wafer level chip scale package structure and forming method thereof |
| CN102592968A (en) * | 2011-11-15 | 2012-07-18 | 上海华力微电子有限公司 | Method for producing multilayer metal-silicon nitride-metal capacitor |
| CN103367104A (en) * | 2012-03-26 | 2013-10-23 | 上海宏力半导体制造有限公司 | A method for etching the upper electrode of a metal capacitor |
| CN103839805A (en) * | 2012-11-23 | 2014-06-04 | 中国科学院微电子研究所 | Preparation method of power device |
| CN104241125A (en) * | 2014-08-22 | 2014-12-24 | 上海先进半导体制造股份有限公司 | Front metal process for compression joint IGBT |
| CN104299915A (en) * | 2014-10-21 | 2015-01-21 | 北京大学深圳研究生院 | Method for manufacturing metallic oxide thin-film transistor |
| CN104810283A (en) * | 2015-05-13 | 2015-07-29 | 国网智能电网研究院 | IGBT (Insulated Gate Bipolar Transistor) chip manufacturing method for crimped type package |
| CN205845937U (en) * | 2016-07-20 | 2016-12-28 | 全球能源互联网研究院 | A front electrode of a crimp-type IGBT/FRD chip |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4413240B2 (en) * | 2007-03-05 | 2010-02-10 | Okiセミコンダクタ株式会社 | Manufacturing method of semiconductor device |
| US20100327314A1 (en) * | 2009-06-28 | 2010-12-30 | Ping Huang | Insulated Gate Bipolar Transistor (IGBT) Collector Formed with Ge/A1 and Production Method |
-
2016
- 2016-07-20 CN CN201610574275.5A patent/CN107644810B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1956177A (en) * | 2005-10-24 | 2007-05-02 | 财团法人工业技术研究院 | Chip structure, chip packaging structure and technology |
| CN101645407A (en) * | 2008-08-04 | 2010-02-10 | 中芯国际集成电路制造(上海)有限公司 | Under bump metal layer, wafer level chip scale package structure and forming method thereof |
| CN102592968A (en) * | 2011-11-15 | 2012-07-18 | 上海华力微电子有限公司 | Method for producing multilayer metal-silicon nitride-metal capacitor |
| CN103367104A (en) * | 2012-03-26 | 2013-10-23 | 上海宏力半导体制造有限公司 | A method for etching the upper electrode of a metal capacitor |
| CN103839805A (en) * | 2012-11-23 | 2014-06-04 | 中国科学院微电子研究所 | Preparation method of power device |
| CN104241125A (en) * | 2014-08-22 | 2014-12-24 | 上海先进半导体制造股份有限公司 | Front metal process for compression joint IGBT |
| CN104299915A (en) * | 2014-10-21 | 2015-01-21 | 北京大学深圳研究生院 | Method for manufacturing metallic oxide thin-film transistor |
| CN104810283A (en) * | 2015-05-13 | 2015-07-29 | 国网智能电网研究院 | IGBT (Insulated Gate Bipolar Transistor) chip manufacturing method for crimped type package |
| CN205845937U (en) * | 2016-07-20 | 2016-12-28 | 全球能源互联网研究院 | A front electrode of a crimp-type IGBT/FRD chip |
Non-Patent Citations (1)
| Title |
|---|
| 压接式IGBT芯片的研制;高明超;韩荣刚;赵哿;刘江;王耀华;李立;李晓平;乔庆楠;金锐;温家良;;固体电子学研究与进展(第01期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107644810A (en) | 2018-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105977154A (en) | Diffusion-technology-based manufacture method for fast recovery diode chip having double buffering layers | |
| US20100197127A1 (en) | Method of manufacturing a semiconductor device | |
| WO2018014792A1 (en) | Passivation layer manufacturing method, high-voltage semiconductor power device and front electrode | |
| CN104810283A (en) | IGBT (Insulated Gate Bipolar Transistor) chip manufacturing method for crimped type package | |
| JP7109650B2 (en) | Power semiconductor device and power conversion device | |
| CN205845937U (en) | A front electrode of a crimp-type IGBT/FRD chip | |
| CN110364489A (en) | Semiconductor device and method for forming semiconductor device | |
| CN110034016A (en) | A kind of semiconductor chip front aluminium layer solderableization method | |
| WO2013166957A1 (en) | Power mos device structure | |
| CN108831921A (en) | A gallium boron synchronous diffusion process mesa structure thyristor chip and its manufacturing process | |
| JP2006114827A (en) | Semiconductor device | |
| CN107644810B (en) | Front electrode processing method of crimping IGBT/FRD chip | |
| CN204424217U (en) | A kind of metal electrode manufacturing installation | |
| CN102522325B (en) | Production method for submicron multilayer metallic electrode | |
| CN110931477B (en) | Intelligent power module and preparation method thereof | |
| CN104916596A (en) | Power semiconductor device,power electronic module, and method for processing a power semiconductor device | |
| CN108074802B (en) | A kind of metal electrode preparation method and crimp IGBT | |
| CN107658346B (en) | A high junction temperature avalanche diode chip assembly and manufacturing method thereof | |
| CN210837730U (en) | Metal Pad Structure for Power Devices | |
| CN101916761B (en) | Conductive layer under SOI oxygen buried layer and manufacturing process thereof | |
| CN110060926A (en) | Manufacturing method of semiconductor device | |
| US9721915B2 (en) | Semiconductor device | |
| CN104701153B (en) | A kind of production method for metal electrode and its device | |
| JP5548519B2 (en) | Manufacturing method of semiconductor device | |
| US20220123030A1 (en) | Driving circuit board and method for fabricating same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |