CN107943744A - Synthesization communication system polycaryon processor reconfigurable architecture - Google Patents
Synthesization communication system polycaryon processor reconfigurable architecture Download PDFInfo
- Publication number
- CN107943744A CN107943744A CN201711008724.0A CN201711008724A CN107943744A CN 107943744 A CN107943744 A CN 107943744A CN 201711008724 A CN201711008724 A CN 201711008724A CN 107943744 A CN107943744 A CN 107943744A
- Authority
- CN
- China
- Prior art keywords
- daughter nucleus
- communication
- waveforms
- waveform
- heart
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
- G06F15/7871—Reconfiguration support, e.g. configuration loading, configuration switching, or hardware OS
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8038—Associative processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Multi Processors (AREA)
Abstract
The invention discloses a kind of synthesization communication system polycaryon processor reconfigurable architecture.The volume and complexity of synthesization communication system can be greatly simplify using the present invention.The present invention is achieved using following technical proposals：Unified entrance function address is specified in each daughter nucleus heart communication waveforms program of polycaryon processor, realizes that the mutual exclusion of peripheral hardware uses by way of synchrolock, forms the reconfigurable structures of more communication waveforms operations；In reconfigurable structures, wherein administrative center of the daughter nucleus heart as whole polycaryon processor, the communication waveforms of daughter nucleus number the specified resource for obtaining higher management and distributing by the corresponding daughter nucleus heart；Waveform loading, waveform unloading, waveform switch, waveform online upgrading and the waveform that the daughter nucleus heart is responsible for each daughter nucleus communication waveforms dispose management online；Remaining each daughter nucleus loads identical or different independent communication waveform, realizes that more communication waveforms dispose operation while same processor under the control of the management daughter nucleus heart.
Description
Technical field
The present invention relates to a kind of reconfigurable system of more communication waveforms operation of communications field based on polycaryon processor.
Background technology
The communication system of early stage, such as airborne communication terminal, carrier-borne communication terminal, mobile station etc. can be carried, it is mostly one
A autonomous device terminal, can only realize the single business function such as general Speech Communication or simple data transmission, meet most base
This communication requirement.Since communication system integrates the requirement of development, present communication system needs to be embedded into machine system, and
Need to merge more business functions, such as image transmitting, so as to become synthesization communication system.
With the development of Modern Communication System, single independent terminal signal of communication processing method cannot meet complexity
Communication requirement under environment.Such as it is used for the ship automatic identification system AIS of navigation
(AutomaticIdentificationSystem), the instrument land system ILS for landing guidance
(InstrumentLandingSystem), response/secondary monitoring IFF is inquired for identifying
(IdentificationFriendorFoe)/SSR (SecondarySurveillance), the air navigation for air navigation
Used different communication under system TACAN (TacticalAirNavigation) and various frequency ranges, environment and functional requirement
Method, this communication system functionality and method are required for transceiver to be got in touch with or data interaction, and employ different communication
Signal processing method, therefore possessed communication processing section can be integrated into synthesization in these systemic-functions or method
In communication system, to extend the ability of synthesization communication system, meet various demands, set so as to be increasingly becoming Modern Communication System
Meter and a kind of thinking of development.
In traditional integrated avionics system (IAS), the autonomy of communication subnet is very poor, and it is by answering that it, which manages control,
Carried out with host, finally into the bottleneck of limitation IAS performances.Due to the different obtained radio frequencies of communication processing method
Waveform is different, therefore in the communications field, the communication waveforms also specific communication processing method of acute pyogenic infection of finger tip.With synthesization communication system
The communication waveforms integrated increase, and cause synthesization communication system gradually to become to become increasingly complex, more and more huger, this causes
Modern communication equipment is difficult to miniaturization, low-power consumption.More and more applications need reliability higher performance preferably micro-
Kernel operating system and hardware environment are supported.Meanwhile the day the problems such as power consumption of single core processor is big, circuit is complicated
Benefit is prominent, the space that single core processor performance improves has been arrived the limit, so the polycaryon processor with parallel processing capability takes
Become embedded Mach optimal selection platform for single core processor.But existing support heterogeneous polynuclear is micro- interior
Core operating system performance is not high, and communication mechanism is the key factor for influencing its performance.With processor technology progressively into
Ripe and development, gradually substitution monokaryon becomes the market mainstream, multi-core processor system to polycaryon processor（MPSoC）Become not
Carry out the trend of built-in field development.
Application of the polycaryon processor in every field gradually expands, conventional user of the polycaryon processor in the communications field
Formula is only to dispose a kind of communication waveforms on one processor, and the different composition portions of the waveform are disposed on each daughter nucleus of processor
Point, reach the effect of more sub-processor core parallel processings, improve processing speed disposal ability.The advantages of such a occupation mode is
The processing speed of communication waveforms is improved, but when integrating hundreds of IP kernel on one single chip, traditional bus is being set
Encounter that global clock is difficult to synchronization, address space is limited, the problems such as multi-node parallel can not be supported to pass through on meter, and due to
The same time a kind of waveform can only be disposed on one processor, for more waveform synthesis systems, if to dispose multiple waveforms,
Development hardware board is then needed, so adds cost, weight, power consumption.In addition, the dynamic restructuring technology based on FPGA
Processor and reconfigurable hardware are combined and realize dynamic restructuring processor system, thought is to utilize the flexible of processor
Property, make system that all there is higher performance to most of applications；Using the specialized hardware counting circuit of reconstruct, the special of system is improved
With property, the shortcomings that this reconfiguration system is that the excessively complicated development difficulty of system is big, there is very big relevance between reconstructing part point, together
Multiple waveforms are reconstructed on one fpga chip, are easy to mutually have adverse effect between waveform.
The content of the invention
The purpose of the present invention in view of the shortcomings of the prior art part, there is provided one kind can reduce synthesization communication system
Power consumption, complexity and volume, and synthesization communication system stability can be improved, the synthesization communication system for being easy to extension is more
Core processor reconfigurable architecture, to solve the problems, such as synthesization communication system large volume, high power consumption, high cost.
The above-mentioned purpose of the present invention can be reached by following measures, and a kind of synthesization communication system polycaryon processor can
Reconfiguration architecture, including：Using the external management system of external input control command；Using a main core processing device Mng
Core0, it is multiple from framework between the multinuclear Digital Signal Processor Core of core Core1, Core2 ... CoreN structures；Using prestoring
The external memory storage of multiple waveforms component, it is characterised in that：Each daughter nucleus heart communication waveforms program of polycaryon processor is specified
Unified entrance function address, shares all peripheral hardwares of whole polycaryon processor, the mutual of peripheral hardware is realized by way of synchrolock
Reprimand uses, and forms the reconfigurable structures of more communication waveforms operations；In reconfigurable structures, wherein a daughter nucleus heart Mng Core0 make
For the administrative center of whole polycaryon processor, the communication waveforms of daughter nucleus are numbered by the corresponding daughter nucleus heart obtains higher management Mng
The specified resource of Core0 distribution；Daughter nucleus heart Mng Core0 are loaded and run by way of time-sharing multiplex as higher management
Various predetermined waveforms, are responsible for the waveform loading, waveform unloading, ripple of each daughter nucleus Core1, Core2 ... Core n communication waveforms
Shape switching, waveform online upgrading and waveform dispose management online；Remaining each daughter nucleus Core1, Core2 ... CoreN is in management
Under the control of core Mng Core0, identical or different independent communication waveform is loaded, realizes more communication waveforms in same processing
Operation is disposed while device；By parsing externally input control command, the communication waveforms that obtaining needs to load exist higher management
Daughter nucleus Core1, Core2 ... CoreN cores numbering that position, needs in external memory storage load, by corresponding program binary system
File, is moved in corresponding daughter nucleus Core1, Core2 ... CoreN memories, and trigger start corresponding daughter nucleus Core1,
Core2…CoreN。
The present invention has the advantages that compared with the prior art.
1）Reduce synthesization communication system complexity.The present invention uses each sub- core communication ripple of polycaryon processor
Shape program specifies unified entrance function address, shares all peripheral hardwares of whole polycaryon processor, real by way of synchrolock
The mutual exclusion of existing peripheral hardware uses, and forms the reconfigurable structures of more communication waveforms operations, is transported by more communication waveforms of polycaryon processor
Capable reconfigurable structures, can cause a variety of communication waveforms to be deployed among same module, reach to the abundant of hardware resource
Utilize, greatly simplify the volume and complexity of synthesization communication system.
2）Communication system volume is reduced, reduces power consumption.The present invention, will a wherein daughter nucleus heart in reconfigurable structures
Administrative centers of the Mng Core0 as whole polycaryon processor, the communication waveforms of daughter nucleus are numbered by the corresponding daughter nucleus heart to be obtained
The specified resource of higher management Mng Core0 distribution；Daughter nucleus heart Mng Core0 are responsible for each daughter nucleus as higher management
The waveform loading of Core1, Core2 ... CoreN communication waveforms, waveform unloading, waveform switch, waveform online upgrading, waveform are online
Deployment management；The reconfigurable system run by more communication waveforms of polycaryon processor, single module realize a variety of communication waveforms
Function so that system bulk greatly reduces, and is more advantageous to realizing miniaturization, low power consuming devices.
3）Improve the stability of system.Multiple waveforms component can be stored in advance in external memory storage by the present invention,
It can be loaded by the mode individual module of time-sharing multiplex and run various predetermined waveforms, reduce module number, dropped
Low system complexity, also means that the stability for the system of improving.
4）Improve the flexibility of communication system deployment.The present invention is using each daughter nucleus Core1, Core2 ... CoreN in pipe
Under the control for managing daughter nucleus heart Mng Core0, identical or different independent communication waveform is loaded, realizes more communication waveforms same
Operation is disposed while processor；Using consistent hardware module, module is set to realize difference in functionality by way of dynamic load,
System can be caused to realize different functions under different application scenarios, improve the flexibility of system deployment.
5）It is easy to extend.Higher management of the present invention needs to load logical by parsing externally input control command, acquisition
Believe position of the waveform in external memory storage, need daughter nucleus Core1, Core2 ... CoreN cores numbering for loading, by corresponding journey
Sequence binary file, is moved in corresponding daughter nucleus Core1, Core2 ... Core N memories, and is triggered and started corresponding daughter nucleus
Core1, Core2 ... Core N, realize the dynamic restructuring between a variety of communication waveforms under limited resource.Due to a variety of communications
Waveform is stored in external memory storage, can at any time be upgraded or be added communication waveforms, therefore enhance synthesization communication system
Ability so that communication system has the flexibility of extremely strong scalability and deployment., can be with simultaneously for existing system
By developing new waveform components, very easily extension or upgrade-system function.
The present invention is suitable for more communication waveforms synthesization application scenarios.
Brief description of the drawings
Fig. 1 is synthesization communication system polycaryon processor reconfigurable architecture composition principle schematic diagram of the present invention.
Fig. 2 is the function composition frame chart of Fig. 1 higher management.
Fig. 3 is the loading FB(flow block) of Fig. 1 higher management.
Fig. 4 is the unloading FB(flow block) of Fig. 1 higher management.
Fig. 5 is the waveform switch FB(flow block) of Fig. 1 higher management.
Fig. 6 is the flow chart of the online upgrading of Fig. 1 communication waveforms.
Fig. 7 is the online deployment flow chart of communication waveforms.
Embodiment
Refering to Fig. 1, Fig. 2.A kind of synthesization communication system polycaryon processor reconfigurable architecture, is broadly divided into responsible pipe
The higher management of reason, is responsible for the daughter nucleus of operation waveform, external management system, that is, external input of data source, for the outer of storage
Portion's memory.Mainly include：Using the external management system of external input control command；Using a main core processing device Mng
Core0, it is multiple from framework between the multinuclear Digital Signal Processor Core of core Core1, Core2 ... CoreN structures；Using prestoring
The external memory storage of multiple waveforms component.Each daughter nucleus heart communication waveforms program of polycaryon processor specifies unified entrance letter
Number address, shares all peripheral hardwares of whole polycaryon processor, realizes that the mutual exclusion of peripheral hardware uses by way of synchrolock, composition is more
The reconfigurable structures of communication waveforms operation, in reconfigurable structures, wherein a daughter nucleus heart Mng Core0 are handled as whole multinuclear
The administrative center of device, the communication waveforms of daughter nucleus number the finger for obtaining higher management Mng Core0 distribution by the corresponding daughter nucleus heart
Determine resource；Daughter nucleus heart Mng Core0 are loaded by way of time-sharing multiplex as higher management and are run various predetermined ripples
Shape, the waveform loading of responsible each daughter nucleus Core1, Core2 ... CoreN communication waveforms, waveform unloading, waveform switch, waveform exist
Line upgrading, waveform dispose management online；Communication waveforms include frequency modulation communication FM, minimum frequency shift keying communication MSK, ship and know automatically
The waveform functions such as other system AIS, instrument land system ILS, inquiry response/secondary monitoring IFF/SSR, air navigation TACAN.Its
For remaining each daughter nucleus Core1, Core2 ... CoreN under the control of management daughter nucleus heart Mng Core0, loading is identical or different
Independent communication waveform, realizes that more communication waveforms dispose operation while same processor；Higher management is exterior defeated by parsing
The control command entered, the daughter nucleus Core1 for obtain the position for needing the communication waveforms that load in external memory storage, needing to load,
Core2 ... CoreN cores number, corresponding program binary file is moved in corresponding daughter nucleus Core1, Core2 ... CoreN
In depositing, and trigger and start corresponding daughter nucleus Core1, Core2 ... CoreN.
Managing daughter nucleus heart Mng Core0 major functions includes the resource management shown in Fig. 2 to whole processor, communication waveforms
Loading, the unloading of communication waveforms, the switching of communication waveforms, communication waveforms online upgrading and dispose function online.
In addition to higher management Mng Core0, remaining each daughter nucleus can be according to current system ability needs, in higher management
Under control, identical or different independent communication waveform is loaded, by parsing externally input control command, acquisition needs to load
Position of the communication waveforms in external memory storage, need the daughter nucleus heart number that loads, corresponding program binary file is moved
In corresponding sub- core memory, and trigger and start corresponding daughter nucleus.Realize that more communication waveforms are disposed while same processor
Operation；
The waveform offloading functions of higher management Mng Core0, by parsing externally input control command, obtaining needs what is unloaded
The daughter nucleus heart number, resets the corresponding daughter nucleus heart, realizes the waveform offloading functions of the corresponding daughter nucleus heart.
The waveform upgrade function of higher management Mng Core0, by parsing externally input control command, acquisition needs to rise
The waveform numbering of level, the binary file of the upgrade procedure received is solidificated in corresponding external memory space.
The waveform switch function of higher management Mng Core0, by parsing externally input control command, obtains needs and cuts
Daughter nucleus heart numbering, the to be switched waveform numbering changed, by the waveform switch of the corresponding daughter nucleus heart into be switched waveform.
The online deployment function of higher management Mng Core0, by parsing externally input control command, acquisition needs portion
The daughter nucleus heart numbering number of administration, and the binary program received from external input is directly moved to corresponding daughter nucleus, and start
Corresponding daughter nucleus, realizes online deployment function.
The present embodiment can select polycaryon processors of the TMS320C6678 as the system, using host computer as exterior
Management system is as information source, using FLASH as external memory storage.Daughter nucleus is designed as four daughter nucleus communication waveforms and transports parallel
OK, four daughter nucleus can run four independent communication waveforms at the same time.Managing daughter nucleus heart Mng Core0 resource management functions includes pair
Initialization, the distribution of resource of whole processor peripheral hardware, in example is implemented mainly PLL, TIMER to TMS320C6678,
The peripheral hardwares such as EMIF, SRIO, DDR are initialized, and the memory source of processor is distributed, for shared drive according to
The sub- core amounts needed are allocated.DDR resources are divided for each waveform daughter nucleus heart.
For the waveform daughter nucleus heart, its major function is to realize specific communication function.The present embodiment mainly leads to including frequency modulation
Believe FM, minimum frequency shift keying communication MSK, ship automatic identification system AIS, instrument land system ILS, inquiry response/secondary prison
Depending on IFF/SSR, air navigation TACAN.Design for the daughter nucleus heart is implemented with its special type.It is specific as follows：
1）The design of waveform software is implemented
For the communication waveforms program of each daughter nucleus heart, its when design is realized, to accomplish it is unrelated with hardware, i.e., with operating in
Which daughter nucleus heart is unrelated.Therefore need physical layer correlation being packaged, for the communication waveforms of the daughter nucleus heart, total interface is both needed to
Unanimously, with the relevant interface of physical layer, numbered by the daughter nucleus heart, realize corresponding matching.
2）The design of entrance function
For each daughter nucleus heart communication waveforms program, it will specify unified entrance function address when design is realized.
3）The use of resource
The communication waveforms of the daughter nucleus heart, the specified resource for obtaining higher management and distributing is numbered by the corresponding daughter nucleus heart.
4）The use of peripheral hardware
For polycaryon processor, peripheral resources are limited, and daughter nucleus cardiac wave shape there is a situation where while access same peripheral hardware, for
TMS320C6678, the daughter nucleus heart realize mutual exclusion, synchronization when accessing same peripheral hardware by hardware semaphore.
Refering to Fig. 3.Management daughter nucleus heart Mng Core0 receive and parse through externally input control command, obtain waveform numbering
Numbered with daughter nucleus, reset the daughter nucleus accordingly numbered, respective waveforms are searched in external memory storage FLASH by communication waveforms numbering
The executable program of numbering, in the memory that its executable program is moved to the corresponding daughter nucleus heart, the deposit of write-in entrance function address
Device, makes its operation, daughter nucleus heart loading communication waveforms terminate by the internuclear down trigger daughter nucleus heart.
Refering to Fig. 4.The unloading of communication waveforms.Management daughter nucleus heart Mng Core0 receive and parse through externally input control life
Order, obtains daughter nucleus heart numbering and resets the daughter nucleus heart accordingly numbered, daughter nucleus heart unloading communication waveforms terminate.
Refering to Fig. 5, the switching of communication waveforms.Management daughter nucleus heart Mng Core0 receive and parse through externally input control life
Order, obtains to be switched daughter nucleus heart numbering, to be switched swung dash, the daughter nucleus heart accordingly numbered is resetted, from external memory storage FLASH
The middle executable program for searching respective waveforms numbering, moves executable program into the memory of the corresponding daughter nucleus heart, and load memory
Middle respective waveforms write entrance function address register, by the internuclear down trigger daughter nucleus heart, make it can to the to be switched daughter nucleus heart
Executive program is run, daughter nucleus cardiac wave shape finishing switching.
Refering to Fig. 6.The online upgrading of communication waveforms.Management daughter nucleus heart Mng Core0 receive and parse through externally input control
System order, obtains waveform numbering to be upgraded, is numbered by communication waveforms to be upgraded, the phase searched in external memory storage FLASH
The executable program of waveform is answered, which is clashed, writes the executable program to be upgraded received.
Refering to Fig. 7.The online deployment of communication waveforms.Management daughter nucleus heart Mng Core0 receive and parse through externally input control
System order, obtains daughter nucleus heart numbering, resets the daughter nucleus heart accordingly numbered, the executable program received is moved corresponding daughter nucleus
In the memory of the heart, entrance function address register is write, its operation, the online portion of the daughter nucleus heart are made by the internuclear down trigger daughter nucleus heart
Administration's communication waveforms terminate.
The method and approach of the present invention specific implementation technical solution are very much, the above is only a kind of embodiment party of the present invention
Formula, it is noted that for those skilled in the art, can be with the premise of present aspect principle is not departed from
Some improvements and modifications are made, these improvements and modifications also should be regarded as protection scope of the present invention.
Claims (10)
1. a kind of synthesization communication system polycaryon processor reconfigurable architecture, including：Using external input control command
External management system；Using a main core processing device Mng Core0, multiple multinuclears from core Core1, Core2 ... CoreN structures
Framework between Digital Signal Processor Core；Using the external memory storage for prestoring multiple waveforms component, it is characterised in that：At multinuclear
Each daughter nucleus heart communication waveforms program of reason device specifies unified entrance function address, shares all of whole polycaryon processor
Peripheral hardware, realizes that the mutual exclusion of peripheral hardware uses by way of synchrolock, forms the reconfigurable structures of more communication waveforms operations；It can weigh
In structure structure, wherein administrative centers of the daughter nucleus heart Mng Core0 as whole polycaryon processor, the communication waveforms of daughter nucleus pass through
Corresponding daughter nucleus heart numbering obtains the specified resource of higher management Mng Core0 distribution；Daughter nucleus heart Mng Core0 are as management
Core is loaded by way of time-sharing multiplex and runs various predetermined waveforms, is responsible for each daughter nucleus Core1, Core2 ... Core
Waveform loading, waveform unloading, waveform switch, waveform online upgrading and the waveform of n communication waveforms dispose management online；Remaining is each
For daughter nucleus Core1, Core2 ... CoreN under the control of management daughter nucleus heart Mng Core0, loading is identical or different independently leads to
Believe waveform, realize that more communication waveforms dispose operation while same processor.
2. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Management
Core obtains position of the communication waveforms for needing to load in external memory storage, needs by parsing externally input control command
Daughter nucleus Core1, Core2 ... CoreN cores to be loaded numbering, by corresponding program binary file, moves corresponding daughter nucleus
In Core1, Core2 ... CoreN memories, and trigger and start corresponding daughter nucleus Core1, Core2 ... CoreN.
3. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Communication
Waveform includes frequency modulation communication FM, minimum frequency shift keying communication MSK, ship automatic identification system AIS, instrument land system ILS, inquiry
Ask response/secondary monitoring IFF/SSR, air navigation TACAN waveforms.
4. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Management
Daughter nucleus heart Mng Core0 major functions include resource management to whole processor, the loadings of communication waveforms, communication waveforms are unloaded
Load, the switching of communication waveforms, the online upgrading of communication waveforms and function is disposed online.
5. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Select
Polycaryon processors of the TMS320C6678 as the system, is used using host computer as external management system as information source
FLASH is as external memory storage.
6. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Daughter nucleus
Run parallel for four daughter nucleus communication waveforms, four daughter nucleus run four independent communication waveforms at the same time.
7. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Management
Daughter nucleus heart Mng Core0 resource management functions include initialization, the distribution of resource to whole processor peripheral hardware, main right
PLL, TIMER, EMIF, SRIO, DDR peripheral hardware of TMS320C6678 is initialized, and the memory source of processor is carried out
Distribution, is allocated for shared drive core amounts as needed, and DDR resources are carried out for each waveform daughter nucleus heart
Division.
8. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Daughter nucleus
The communication waveforms of the heart, the specified resource for obtaining higher management and distributing is numbered by the corresponding daughter nucleus heart.
9. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Management
Daughter nucleus heart Mng Core0 receive and parse through externally input control command, obtain waveform numbering and daughter nucleus numbering, reset corresponding compile
Number daughter nucleus, by communication waveforms numbering in external memory storage FLASH search respective waveforms number executable program, by it
Executable program is moved in the memory of the corresponding daughter nucleus heart, writes entrance function address register, passes through internuclear down trigger
Core runs its executive program, and daughter nucleus heart loading communication waveforms terminate.
10. synthesization communication system polycaryon processor reconfigurable architecture as claimed in claim 1, it is characterised in that：Pipe
Reason daughter nucleus heart Mng Core0 receive and parse through externally input control command, waveform numbering to be upgraded are obtained, by be upgraded logical
Believe waveform numbering, the executable program for the respective waveforms searched in external memory storage FLASH, wipes the executive program
Go out, write the executable program to be upgraded received；Daughter nucleus heart numbering is obtained, the daughter nucleus heart accordingly numbered is resetted, will receive
To executable program move in the memory of the corresponding daughter nucleus heart, write entrance function address register, by it is internuclear interrupt touch
The hair daughter nucleus heart runs its executive program, and the online deployable communication waveform of the daughter nucleus heart terminates.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711008724.0A CN107943744A (en) | 2017-10-25 | 2017-10-25 | Synthesization communication system polycaryon processor reconfigurable architecture |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711008724.0A CN107943744A (en) | 2017-10-25 | 2017-10-25 | Synthesization communication system polycaryon processor reconfigurable architecture |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107943744A true CN107943744A (en) | 2018-04-20 |
Family
ID=61936479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711008724.0A Pending CN107943744A (en) | 2017-10-25 | 2017-10-25 | Synthesization communication system polycaryon processor reconfigurable architecture |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107943744A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108776602A (en) * | 2018-06-08 | 2018-11-09 | 中国人民解放军国防科技大学 | SCA-based waveform dynamic switching method |
| CN109254777A (en) * | 2018-07-17 | 2019-01-22 | 中国航空无线电电子研究所 | The more waveform dispositions methods of multichannel based on software communications architecture |
| CN111416631A (en) * | 2020-03-04 | 2020-07-14 | 上海介方信息技术有限公司 | Waveform deployment implementation method based on waveform multistage nesting |
| CN111913176A (en) * | 2020-07-30 | 2020-11-10 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Method for independently realizing target IFF (frequency-domain filter) identification by secondary radar |
| CN112506852A (en) * | 2020-12-02 | 2021-03-16 | 北京时代民芯科技有限公司 | System-in-package-based dynamic reconfigurable intelligent microsystem |
| CN114064153A (en) * | 2021-11-26 | 2022-02-18 | 中船重工（武汉）凌久电子有限责任公司 | Embedded dynamic module loading method and device based on multi-core processor |
| CN116578326A (en) * | 2023-05-23 | 2023-08-11 | 南京国电南自电网自动化有限公司 | Device and method for online upgrading relay protection program based on multi-core processor |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050025170A1 (en) * | 2003-07-31 | 2005-02-03 | Alcatel | Dynamic allocation method in digital signal processors |
| US20120072631A1 (en) * | 2010-09-21 | 2012-03-22 | Kai Chirca | Multilayer Arbitration for Access to Multiple Destinations |
| CN102667742A (en) * | 2009-09-30 | 2012-09-12 | 微软公司 | Radio control board for software-defined radio platform |
| CN105045763A (en) * | 2015-07-14 | 2015-11-11 | 北京航空航天大学 | FPGA (Field Programmable Gata Array) and multi-core DSP (Digital Signal Processor) based PD (Pulse Doppler) radar signal processing system and parallel realization method therefor |
-
2017
- 2017-10-25 CN CN201711008724.0A patent/CN107943744A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050025170A1 (en) * | 2003-07-31 | 2005-02-03 | Alcatel | Dynamic allocation method in digital signal processors |
| CN102667742A (en) * | 2009-09-30 | 2012-09-12 | 微软公司 | Radio control board for software-defined radio platform |
| US20120072631A1 (en) * | 2010-09-21 | 2012-03-22 | Kai Chirca | Multilayer Arbitration for Access to Multiple Destinations |
| CN105045763A (en) * | 2015-07-14 | 2015-11-11 | 北京航空航天大学 | FPGA (Field Programmable Gata Array) and multi-core DSP (Digital Signal Processor) based PD (Pulse Doppler) radar signal processing system and parallel realization method therefor |
Non-Patent Citations (3)
| Title |
|---|
| 白生炜: "多核DSP局部重构系统的设计与实现", 《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》 * |
| 邢添翔等: "基于HHT的PSK信号载波频率估计改进方法研究", 《应用科技》 * |
| 陈伟: "基于多核DSP的通用软件无线电平台设计与实现", 《中国优秀硕士学位论文全文数据库信息科技辑》 * |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108776602A (en) * | 2018-06-08 | 2018-11-09 | 中国人民解放军国防科技大学 | SCA-based waveform dynamic switching method |
| CN108776602B (en) * | 2018-06-08 | 2021-03-02 | 中国人民解放军国防科技大学 | SCA-based waveform dynamic switching method |
| CN109254777A (en) * | 2018-07-17 | 2019-01-22 | 中国航空无线电电子研究所 | The more waveform dispositions methods of multichannel based on software communications architecture |
| CN109254777B (en) * | 2018-07-17 | 2021-07-16 | 中国航空无线电电子研究所 | Multi-channel multi-waveform deployment method based on software communication architecture |
| CN111416631A (en) * | 2020-03-04 | 2020-07-14 | 上海介方信息技术有限公司 | Waveform deployment implementation method based on waveform multistage nesting |
| CN111913176A (en) * | 2020-07-30 | 2020-11-10 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Method for independently realizing target IFF (frequency-domain filter) identification by secondary radar |
| CN111913176B (en) * | 2020-07-30 | 2023-07-21 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Method for independently realizing target IFF identification by secondary radar |
| CN112506852A (en) * | 2020-12-02 | 2021-03-16 | 北京时代民芯科技有限公司 | System-in-package-based dynamic reconfigurable intelligent microsystem |
| CN114064153A (en) * | 2021-11-26 | 2022-02-18 | 中船重工（武汉）凌久电子有限责任公司 | Embedded dynamic module loading method and device based on multi-core processor |
| CN114064153B (en) * | 2021-11-26 | 2024-04-05 | 中船重工（武汉）凌久电子有限责任公司 | Method and device for loading embedded dynamic module based on multi-core processor |
| CN116578326A (en) * | 2023-05-23 | 2023-08-11 | 南京国电南自电网自动化有限公司 | Device and method for online upgrading relay protection program based on multi-core processor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107943744A (en) | Synthesization communication system polycaryon processor reconfigurable architecture | |
| US11960915B2 (en) | Method and apparatus for creating virtual machine based on parameter information of a virtual network interface card | |
| CN111813561B (en) | An Open and Universal Intelligent Satellite Software System | |
| US9495310B2 (en) | Computing system with hardware bus management and method of operation thereof | |
| US20100023602A1 (en) | Method and apparatus for updating information on an embedded system | |
| CN114817120A (en) | Cross-domain data sharing method, system-on-chip, electronic device and medium | |
| US12079663B2 (en) | Provisioning of physical servers through hardware composition | |
| CN113010265A (en) | Pod scheduling method, scheduler, memory plug-in and system | |
| US20200233691A1 (en) | Containerized management services with high availability | |
| US11588908B2 (en) | Method, apparatus and device for generating microservice, and storage medium | |
| EP4425892A1 (en) | Resource operating method and apparatus, electronic device, and storage medium | |
| US20220114055A1 (en) | Transparent dynamic reassembly of computing resource compositions | |
| KR101945941B1 (en) | Method and terminal device for running radio applications | |
| CN110932737B (en) | SCA waveform assembly combination and deployment method | |
| CN109213565A (en) | Management method, relevant device and the storage medium of isomery virtual computing resource | |
| CN114826849A (en) | DSP local reconstruction method and system for communication signal identification processing | |
| CN111857972A (en) | Deployment method, deployment device and deployment equipment of virtual network function VNF | |
| US12405832B2 (en) | Dynamic reconfiguration of microservice test environment | |
| CN117742890A (en) | Virtual machine creation method, device, equipment and storage medium | |
| CN106649189B (en) | Method for managing hardware resources in multi-core system and corresponding multi-core system | |
| KR101614920B1 (en) | Sharing input/output(I/O) resources across multiple computing systems and/or environments | |
| US11005726B2 (en) | Systems and methods for configuring network interface affinity to system management features supported by a management controller | |
| KR102614429B1 (en) | System-on-Module for Edge Devices with Reconfigurable System Framework and Server-Time Synchronization | |
| Li et al. | SOCA-DOM: A mobile system-on-chip array system for analyzing big data on the move | |
| EP3997569A1 (en) | Controller for bridging database architectures |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20180420 |