[go: up one dir, main page]

CN108511513B - A kind of AlGaN\GaN power device with vertical structure and its preparation method - Google Patents

A kind of AlGaN\GaN power device with vertical structure and its preparation method Download PDF

Info

Publication number
CN108511513B
CN108511513B CN201810133689.3A CN201810133689A CN108511513B CN 108511513 B CN108511513 B CN 108511513B CN 201810133689 A CN201810133689 A CN 201810133689A CN 108511513 B CN108511513 B CN 108511513B
Authority
CN
China
Prior art keywords
gan
algan
shaped
power device
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810133689.3A
Other languages
Chinese (zh)
Other versions
CN108511513A (en
Inventor
杨刚
王书昶
王善力
孙智江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Haiwei semiconductor (Nantong) Co.,Ltd.
Original Assignee
Haidike Nantong Photoelectric Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Haidike Nantong Photoelectric Technology Co Ltd filed Critical Haidike Nantong Photoelectric Technology Co Ltd
Priority to CN201810133689.3A priority Critical patent/CN108511513B/en
Publication of CN108511513A publication Critical patent/CN108511513A/en
Application granted granted Critical
Publication of CN108511513B publication Critical patent/CN108511513B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/477Vertical HEMTs or vertical HHMTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/015Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs

Landscapes

  • Junction Field-Effect Transistors (AREA)

Abstract

本发明涉及一种具有垂直结构的AlGaN/GaN功率器件及其制备方法,包括由下而上依次设置的漏极电极、n+‑GaN层和n‑GaN U形沟槽,在所述n‑GaN U形沟槽内设有一上表面与n‑GaN U形沟槽上表面齐平,且深度小于n‑GaN U形沟槽深度的AlGaN u形沟槽,且所述AlGaN u形沟槽内表上设有一层SiNx u形栅;在所述SiNx u形栅内填充有一上表面与n‑GaN U形沟槽上表面齐平的p‑GaN;在所述p‑GaN上表面的中部设有覆盖p‑GaN、SiNx u形栅以及部分AlGaN u形沟槽的介质钝化层,所述介质钝化层的上表面还设有覆盖介质钝化层以及n‑GaN U形沟槽的源极电极,且在源极电极的两侧对称设有与p‑GaN相连的栅极电极。本发明的优点在于:本发明大大改善了器件在高频及高功率场合的表现,进而能够大大提高器件可靠性且保证器件工作电压稳定。

The present invention relates to an AlGaN/GaN power device with a vertical structure and a preparation method thereof, comprising a drain electrode, an n + ‑GaN layer and an n‑GaN U-shaped trench arranged sequentially from bottom to top, in which the n‑GaN The GaN U-shaped trench is provided with an AlGaN u-shaped trench whose upper surface is flush with the upper surface of the n-GaN U-shaped trench and whose depth is smaller than the depth of the n-GaN U-shaped trench, and the AlGaN u-shaped trench A layer of SiN x u-shaped gate is arranged on the surface; a p-GaN whose upper surface is flush with the upper surface of the n-GaN U-shaped trench is filled in the SiN x u-shaped gate; on the upper surface of the p-GaN The middle part is provided with a dielectric passivation layer covering p-GaN, SiN x u-shaped gate and part of AlGaN u-shaped groove, and the upper surface of the dielectric passivation layer is also provided with a covering dielectric passivation layer and n-GaN U-shaped groove The source electrode of the groove, and the gate electrode connected with p-GaN is arranged symmetrically on both sides of the source electrode. The advantage of the present invention is that: the present invention greatly improves the performance of the device in high-frequency and high-power occasions, thereby greatly improving the reliability of the device and ensuring the stability of the working voltage of the device.

Description

一种具有垂直结构的AlGaN\GaN功率器件及其制备方法A kind of AlGaN\GaN power device with vertical structure and its preparation method

技术领域technical field

本发明属于半导体器件制造技术领域,特别涉及一种具有垂直结构的AlGaN/GaN功率器件及其制备方法。The invention belongs to the technical field of semiconductor device manufacturing, in particular to an AlGaN/GaN power device with a vertical structure and a preparation method thereof.

背景技术Background technique

目前,AlGaN/GaN异质结HEMT器件由于其电子饱和速度高、击穿场强高、截止频率高、饱和电流高等特点,十分适合高频高功率的工作场合,但面临着两个问题:散热性能不佳与饱和电子速率受限。目前最广泛应用的生长GaN材料的衬底是蓝宝石衬底,具有成本低、技术成熟、稳定性好、机械强度高等优点。但是由于蓝宝石衬底与GaN基材料的热适配较大且热导率很低,限制了器件在大功率高频率场合的应用。在蓝宝石上生长的GaN基LED领域,为了增强大功率LED的散热能力,已经有了成熟的利用激光剥离技术将LED转移到利于散热的金属基板上的技术,利用氟化氪激光器发出的248nm高能激光将蓝宝石衬底与外延层分离后,将外延层键合到散热性能良好的金属基板上。At present, AlGaN/GaN heterojunction HEMT devices are very suitable for high-frequency and high-power workplaces due to their high electron saturation velocity, high breakdown field strength, high cut-off frequency, and high saturation current, but they face two problems: heat dissipation Poor performance with saturation electron rate limited. At present, the most widely used substrate for growing GaN material is sapphire substrate, which has the advantages of low cost, mature technology, good stability and high mechanical strength. However, due to the large thermal adaptation between the sapphire substrate and the GaN-based material and the low thermal conductivity, the application of the device in high-power and high-frequency applications is limited. In the field of GaN-based LEDs grown on sapphire, in order to enhance the heat dissipation capability of high-power LEDs, there has been a mature technology of using laser lift-off technology to transfer LEDs to metal substrates that are conducive to heat dissipation. After the laser separates the sapphire substrate from the epitaxial layer, the epitaxial layer is bonded to a metal substrate with good heat dissipation.

现阶段,市场上流行的AlGaN/GaN异质结HEMT多是平面结构,器件的源极、漏极、栅极都在器件的顶面,当工作环境温度上升、工作电压增加时,器件的可靠性会明显下降,此外,平面结构AlGaN/GaN异质结HEMT也不利于与其他元件的集成。At present, most of the popular AlGaN/GaN heterojunction HEMTs on the market are planar structures, and the source, drain, and gate of the device are all on the top surface of the device. When the working environment temperature rises and the working voltage increases, the reliability of the device In addition, the planar structure AlGaN/GaN heterojunction HEMT is not conducive to the integration with other components.

因此,研发一种能够大大提高器件可靠性且保证器件工作电压稳定的具有垂直结构的AlGaN/GaN功率器件及其制备方法是非常有必要的。Therefore, it is very necessary to develop an AlGaN/GaN power device with a vertical structure and a preparation method thereof that can greatly improve device reliability and ensure stable device operating voltage.

发明内容Contents of the invention

本发明要解决的技术问题是提供一种能够大大提高器件可靠性且保证器件工作电压稳定的具有垂直结构的AlGaN/GaN功率器件及其制备方法。The technical problem to be solved by the present invention is to provide an AlGaN/GaN power device with a vertical structure and a preparation method thereof, which can greatly improve device reliability and ensure stable device operating voltage.

为解决上述技术问题,本发明的技术方案为:一种具有垂直结构的AlGaN/GaN功率器件,其创新点在于:包括由下而上依次设置的漏极电极、n+-GaN层和n-GaN U形沟槽,在所述n-GaN U形沟槽内设有一上表面与n-GaN U形沟槽上表面齐平,且深度小于n-GaN U形沟槽深度的AlGaN u形沟槽,且所述AlGaN u形沟槽内表上设有一层SiNx u形栅;在所述SiNx u形栅内填充有一上表面与n-GaN U形沟槽上表面齐平的p-GaN;在所述p-GaN上表面的中部设有覆盖p-GaN、SiNx u形栅以及部分AlGaN u形沟槽的介质钝化层,所述介质钝化层的上表面还设有覆盖介质钝化层以及n-GaN U形沟槽的源极电极,且在源极电极的两侧对称设有与p-GaN相连的栅极电极。In order to solve the above technical problems, the technical solution of the present invention is: an AlGaN/GaN power device with a vertical structure, and its innovation point is that it includes drain electrodes, n + -GaN layers and n- GaN U-shaped trench, an AlGaN u-shaped trench whose upper surface is flush with the upper surface of the n-GaN U-shaped trench and whose depth is smaller than the depth of the n-GaN U-shaped trench is provided in the n-GaN U-shaped trench groove, and the inner surface of the AlGaN u-shaped trench is provided with a layer of SiN x u-shaped gate; the SiN x u-shaped gate is filled with a p- GaN; a dielectric passivation layer covering the p-GaN, SiN x u-shaped gate and part of the AlGaN u-shaped trench is provided in the middle of the upper surface of the p-GaN, and the upper surface of the dielectric passivation layer is also provided with a covering The dielectric passivation layer and the source electrode of the n-GaN U-shaped groove, and the gate electrode connected to the p-GaN is arranged symmetrically on both sides of the source electrode.

进一步地,所述源极电极在平行于SiNx u形栅的方向上覆盖面积略小于介质钝化层。Further, the source electrode covers an area slightly smaller than that of the dielectric passivation layer in a direction parallel to the SiN x u-shaped gate.

进一步地,所述漏极电极的厚度为20nm~500nm,所述n+-GaN层的厚度为500nm~3μm,所述n-GaN U形沟槽的深度为2μm~5μm,n-GaN U形沟槽的槽口之间的宽度为2μm~3μm,所述AlGaN u形沟槽的深度为1.5μm~4μm,AlGaN u形沟槽的槽口之间的宽度为1μm~2μm,所述SiNx u形栅的厚度为10nm~50nm,所述介质钝化层的厚度为50nm~500nm,所述源极电极的长度为100nm~500nm,厚度为20nm~500nm,所述栅极电极的边长为500nm~2μm。Further, the thickness of the drain electrode is 20nm-500nm, the thickness of the n + -GaN layer is 500nm-3μm, the depth of the n-GaN U-shaped groove is 2μm-5μm, and the n-GaN U-shaped The width between the notches of the trench is 2 μm to 3 μm, the depth of the AlGaN u-shaped groove is 1.5 μm to 4 μm, the width between the notches of the AlGaN u-shaped groove is 1 μm to 2 μm, and the SiN x The thickness of the u-shaped gate is 10nm to 50nm, the thickness of the dielectric passivation layer is 50nm to 500nm, the length of the source electrode is 100nm to 500nm, and the thickness is 20nm to 500nm, and the side length of the gate electrode is 500nm ~ 2μm.

一种上述具有垂直结构的AlGaN/GaN功率器件的制备方法,其创新点在于:所述制备方法包括如下步骤:A method for manufacturing the aforementioned AlGaN/GaN power device with a vertical structure, the innovation of which is that the method includes the following steps:

(1)在蓝宝石衬底上,以Si为掺杂剂,掺杂浓度为1×1018cm-3~5×1019cm-3,生长出n+-GaN层;(1) On the sapphire substrate, using Si as the dopant, the doping concentration is 1×10 18 cm -3 to 5×10 19 cm -3 , and growing an n + -GaN layer;

(2)在n+-GaN层上,以Si为掺杂剂,掺杂浓度为1×1017cm-3~5×1018cm-3,生长出n-GaN层;(2) On the n + -GaN layer, use Si as the dopant with a doping concentration of 1×10 17 cm -3 to 5×10 18 cm -3 to grow an n-GaN layer;

(3)在n-GaN层上纵向刻蚀,刻蚀至n+-GaN层与n-GaN层交界面处,最终形成一个n-GaN U形沟槽;(3) Etching vertically on the n-GaN layer to the interface between the n + -GaN layer and the n-GaN layer, and finally forming an n-GaN U-shaped trench;

(4)在刻蚀出的n-GaN U形沟槽中生长AlGaN,直至填平n-GaN U形沟槽;(4) AlGaN is grown in the etched n-GaN U-shaped trench until the n-GaN U-shaped trench is filled;

(5)在AlGaN上再次纵向刻蚀,刻蚀深度宽度都略小于GaN沟槽,形成AlGaN u形沟槽;(5) Etching vertically again on AlGaN, the etching depth and width are slightly smaller than the GaN trench, forming an AlGaN u-shaped trench;

(6)在AlGaN u形沟槽内生长高质量SiNx薄层作为栅介质,形成SiNx u形栅;(6) A high-quality SiN x thin layer is grown in the AlGaN u-shaped trench as a gate dielectric to form a SiN x u-shaped gate;

(7)在SiNx u形栅中生长p-GaN,直至填满u形沟槽,掺杂剂为Mg,掺杂浓度为5×1016cm-3~5×1018cm-3(7) growing p-GaN in the SiN x u-shaped gate until the u-shaped trench is filled, the dopant is Mg, and the doping concentration is 5×10 16 cm -3 to 5×10 18 cm -3 ;

(8)在器件表面均匀生长一层介质钝化层;(8) Uniformly grow a layer of dielectric passivation layer on the surface of the device;

(9)对介质钝化层进行选区刻蚀,横向上刻蚀至露出Al-GaN层与n-GaN层交界面,纵向上刻蚀至中间留下足够长度制作源极电极;(9) Perform selective etching on the dielectric passivation layer, etch horizontally until the interface between the Al-GaN layer and the n-GaN layer is exposed, and vertically etch until a sufficient length is left in the middle to make the source electrode;

(10)在器件表面利用蒸镀等方式沉积一层金属,对沉积的第一层金属进行纵向刻蚀,直至中间部分露出部分介质钝化层,露出形成横跨AlGaN u形沟槽的条状源极电极,且AlGaN u形沟槽两端各露出一个块状金属作为栅极电极;(10) A layer of metal is deposited on the surface of the device by evaporation or other methods, and the deposited first layer of metal is etched vertically until the middle part exposes a part of the dielectric passivation layer, exposing the strips that form a U-shaped trench across the AlGaN A source electrode, and a bulk metal is exposed at both ends of the AlGaN u-shaped trench as a gate electrode;

(11)采用激光剥离的方式出去底部的蓝宝石,并在露出的n+-GaN层下表面采用蒸镀等方式沉积一层金属作为漏极电极。(11) The sapphire at the bottom is removed by laser lift-off, and a layer of metal is deposited as a drain electrode on the lower surface of the exposed n + -GaN layer by means of evaporation or the like.

进一步地,所述步骤(10)和步骤(11)中的金属选用Ti/Al/Ni/Au中的某一种或者多种金属的合金或者金属多层复合结构。Further, the metal in the step (10) and step (11) is selected from Ti/Al/Ni/Au one or more metal alloys or metal multilayer composite structures.

本发明的优点在于:本发明具有垂直结构的AlGaN/GaN功率器件及其制备方法,本发明通过垂直方向设置的n-GaN与AlGaN界面,使得二维电子气可以沿垂直方向移动并形成沟道,增强二维电子气的移动速率;同时通过u形沟槽结构的栅极提高对二维电子气的控制能力;而u形沟槽栅中填充的p-GaN可以使得HEMT在无栅极正偏压的情况下截止,形成应用范围更广增强型HEMT;此外,通过空间上分离并两头引出的栅极电极以及其他区域钝化层的包覆,可以避免其他工艺流程中造成的栅极污染导致开启电压不稳定的问题。The advantage of the present invention is that: the AlGaN/GaN power device with a vertical structure and its preparation method, the present invention enables the two-dimensional electron gas to move along the vertical direction and form a channel through the interface between n-GaN and AlGaN arranged in the vertical direction , to enhance the moving rate of the two-dimensional electron gas; at the same time, the control ability of the two-dimensional electron gas is improved through the gate of the u-shaped trench structure; and the p-GaN filled in the u-shaped trench gate can make the HEMT work without a gate In the case of bias voltage, the enhanced HEMT can be formed to form a wider range of applications; in addition, through the spatial separation of the gate electrode drawn from both ends and the coating of passivation layers in other areas, gate pollution caused by other processes can be avoided Causes the problem of unstable turn-on voltage.

附图说明Description of drawings

下面结合附图和具体实施方式对本发明作进一步详细的说明。The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

图1为本发明具有垂直结构的AlGaN/GaN功率器件的侧视图。FIG. 1 is a side view of an AlGaN/GaN power device with a vertical structure according to the present invention.

图2为本发明具有垂直结构的AlGaN/GaN功率器件的顶视图。FIG. 2 is a top view of an AlGaN/GaN power device with a vertical structure according to the present invention.

图3-图15为本发明具有垂直结构的AlGaN/GaN功率器件的制备流程图。3-15 are the flow charts of the fabrication of the AlGaN/GaN power device with vertical structure according to the present invention.

具体实施方式Detailed ways

下面的实施例可以使本专业的技术人员更全面地理解本发明,但并不因此将本发明限制在所述的实施例范围之中。The following examples can enable those skilled in the art to understand the present invention more comprehensively, but the present invention is not limited to the scope of the described examples.

实施例Example

本实施例具有垂直结构的AlGaN/GaN功率器件,如图1和2所示,包括由下而上依次设置的漏极电极1、n+-GaN层2和n-GaN U形沟槽3,在n-GaN U形沟槽3内设有一上表面与n-GaN U形沟槽3上表面齐平,且深度小于n-GaN U形沟槽3深度的AlGaN u形沟槽4,且AlGaN u形沟槽4内表上设有一层SiNx u形栅5;在SiNx u形栅5内填充有一上表面与n-GaN U形沟槽3上表面齐平的p-GaN 6;在p-GaN 6上表面的中部设有覆盖p-GaN 6、SiNx u形栅5以及部分AlGaN u形沟槽4的介质钝化层8,介质钝化层8的上表面还设有覆盖介质钝化层8以及n-GaNU形沟槽3的源极电极9,且在源极电极9的两侧对称设有与p-GaN 6相连的栅极电极7。The AlGaN/GaN power device with a vertical structure in this embodiment, as shown in Figures 1 and 2, includes a drain electrode 1, an n + -GaN layer 2 and an n-GaN U-shaped trench 3 arranged in sequence from bottom to top, An AlGaN u-shaped trench 4 whose upper surface is flush with the upper surface of the n-GaN U-shaped trench 3 and whose depth is smaller than the depth of the n-GaN U-shaped trench 3 is provided in the n-GaN U-shaped trench 3, and the AlGaN A layer of SiN x u-shaped gate 5 is provided on the inner surface of the u-shaped trench 4; a p-GaN 6 whose upper surface is flush with the upper surface of the n-GaN U-shaped trench 3 is filled in the SiN x u-shaped gate 5; The middle part of the upper surface of p-GaN 6 is provided with a dielectric passivation layer 8 covering p-GaN 6, SiNx u-shaped gate 5 and part of the AlGaN u-shaped trench 4, and the upper surface of the dielectric passivation layer 8 is also provided with a covering dielectric The passivation layer 8 and the source electrode 9 of the n-GaNU-shaped trench 3, and the gate electrode 7 connected to the p-GaN 6 are arranged symmetrically on both sides of the source electrode 9.

本实施例中,源极电极9在平行于SiNx u形栅5的方向上覆盖面积略小于介质钝化层8;漏极电极1的厚度为20nm~500nm,n+-GaN层2的厚度为500nm~3μm,n-GaN U形沟槽3的深度为2μm~5μm,n-GaN U形沟槽3的槽口之间的宽度为2μm~3μm,AlGaN u形沟槽4的深度为1.5μm~4μm,AlGaN u形沟槽4的槽口之间的宽度为1μm~2μm,SiNx u形栅5的厚度为10nm~50nm,介质钝化层8的厚度为50nm~500nm,源极电极9的长度为100nm~500nm,厚度为20nm~500nm,栅极电极7的边长为500nm~2μm。In this embodiment, the source electrode 9 covers an area slightly smaller than the dielectric passivation layer 8 in the direction parallel to the SiN x u-shaped gate 5; the thickness of the drain electrode 1 is 20nm-500nm, and the thickness of the n + -GaN layer 2 is 500nm to 3μm, the depth of the n-GaN U-shaped groove 3 is 2μm to 5μm, the width between the notches of the n-GaN U-shaped groove 3 is 2μm to 3μm, and the depth of the AlGaN u-shaped groove 4 is 1.5 μm to 4 μm, the width between the openings of the AlGaN u-shaped trench 4 is 1 μm to 2 μm, the thickness of the SiN x u-shaped gate 5 is 10nm to 50nm, the thickness of the dielectric passivation layer 8 is 50nm to 500nm, and the source electrode The length of 9 is 100nm-500nm, the thickness is 20nm-500nm, and the side length of gate electrode 7 is 500nm-2μm.

本实施例具有垂直结构的AlGaN/GaN功率器件是通过以下步骤,制备而成的:The AlGaN/GaN power device with a vertical structure in this embodiment is prepared through the following steps:

(1)如图3所示,在蓝宝石衬底10上,以Si为掺杂剂,掺杂浓度为1×1018cm-3~5×1019cm-3,生长出一层厚度为500nm~3μm的n+-GaN层2;(1) As shown in FIG. 3 , on the sapphire substrate 10 , a layer with a thickness of 500 nm is grown on the sapphire substrate 10 with Si as the dopant at a doping concentration of 1×10 18 cm -3 to 5×10 19 cm -3 . ~3 μm n + -GaN layer 2;

(2)如图4所示,在n+-GaN层2上,以Si为掺杂剂,掺杂浓度为1×1017cm-3~5×1018cm-3,生长出一层厚度为2μm~5μm的n-GaN层;(2) As shown in Fig. 4, on the n + -GaN layer 2, Si is used as the dopant, and the doping concentration is 1×10 17 cm -3 ~ 5×10 18 cm -3 to grow a layer thickness An n-GaN layer of 2 μm to 5 μm;

(3)如图5所示,在n-GaN层上纵向刻蚀,刻蚀至n+-GaN层与n-GaN层交界面处,最终形成一个深度为2μm~5μm,槽口之间宽度为2μm~3μmu的n-GaN U形沟槽3;(3) As shown in Figure 5, etch vertically on the n-GaN layer to the interface between the n + -GaN layer and the n-GaN layer, and finally form a groove with a depth of 2 μm to 5 μm and a width between the notches an n-GaN U-shaped trench 3 of 2 μm to 3 μmu;

(4)如图6所示,在刻蚀出的n-GaN U形沟槽3中生长AlGaN,直至填平n-GaN U形沟槽3;(4) As shown in FIG. 6 , grow AlGaN in the etched n-GaN U-shaped trench 3 until the n-GaN U-shaped trench 3 is filled;

(5)如图7所示,在AlGaN上再次纵向刻蚀,刻蚀出深度为1.5μm~4μm,槽口之间宽度为1μm~2μm的AlGaN u形沟槽4;(5) As shown in FIG. 7 , vertically etch the AlGaN again to etch an AlGaN u-shaped groove 4 with a depth of 1.5 μm to 4 μm and a width between the notches of 1 μm to 2 μm;

(6)如图8所示,在AlGaN u形沟槽4内生长高质量SiNx薄层作为栅介质,形成厚度为10nm~50nm的SiNx u形栅5;(6) As shown in FIG. 8 , grow a high-quality SiN x thin layer in the AlGaN u-shaped trench 4 as a gate dielectric to form a SiN x u-shaped gate 5 with a thickness of 10 nm to 50 nm;

(7)如图9所示,在SiNx u形栅5中生长p-GaN 6,直至填满u形沟槽,掺杂剂为Mg,掺杂浓度为5×1016cm-3~5×1018cm-3(7) As shown in Figure 9, grow p-GaN 6 in the SiN x u-shaped gate 5 until the u-shaped trench is filled, the dopant is Mg, and the doping concentration is 5×10 16 cm -3 ~5 ×10 18 cm -3 ;

(8)如图10所示,在器件表面均匀生长一层厚度为介50nm~500nm的质钝化层;(8) As shown in Figure 10, a layer of passivation layer with a thickness of between 50nm and 500nm is uniformly grown on the surface of the device;

(9)如图11所示,对介质钝化层进行选区刻蚀,横向上刻蚀至露出Al-GaN层与n-GaN层交界面,纵向上刻蚀至中间留下足够长度制作源极电极;(9) As shown in Figure 11, perform selective etching on the dielectric passivation layer, etch horizontally until the interface between the Al-GaN layer and the n-GaN layer is exposed, and vertically etch until a sufficient length is left in the middle to make the source electrode;

(10)如图12所示,在器件表面利用蒸镀等方式沉积一层厚度为20nm~500nm的金属,如图13所示,对沉积的第一层金属进行纵向刻蚀,直至中间部分露出部分介质钝化层,露出形成横跨AlGaN u形沟槽4的长度为100nm~500nm的条状源极电极,且AlGaN u形沟槽4两端各露出一个边长为500nm~2μm的块状金属作为栅极电极7;(10) As shown in Figure 12, a layer of metal with a thickness of 20nm to 500nm is deposited on the surface of the device by evaporation or other methods, as shown in Figure 13, the deposited first layer of metal is etched vertically until the middle part is exposed Part of the dielectric passivation layer is exposed to form a strip-shaped source electrode with a length of 100nm-500nm across the AlGaN u-shaped trench 4, and a block-shaped source electrode with a side length of 500nm-2μm is exposed at both ends of the AlGaN u-shaped trench 4 metal as gate electrode 7;

(11)如图14所示,采用激光剥离的方式出去底部的蓝宝石,如图15所示,并在露出的n+-GaN层2下表面采用蒸镀等方式沉积一层厚度为20nm~500nm的金属作为漏极电极1。(11) As shown in Figure 14, the sapphire at the bottom is removed by laser lift-off, as shown in Figure 15, and a layer with a thickness of 20nm to 500nm is deposited on the lower surface of the exposed n + -GaN layer 2 by evaporation or other methods metal as the drain electrode 1.

本实施例中,步骤(10)和步骤(11)中的金属选用Ti/Al/Ni/Au中的某一种或者多种金属的合金或者金属多层复合结构。In this embodiment, the metal in step (10) and step (11) is selected from Ti/Al/Ni/Au one or more metal alloys or metal multilayer composite structures.

本实施例具有垂直结构的AlGaN/GaN功率器件及其制备方法,通过垂直方向设置的n-GaN与AlGaN界面,使得二维电子气可以沿垂直方向移动并形成沟道,增强二维电子气的移动速率;同时通过u形沟槽结构的栅极提高对二维电子气的控制能力;而u形沟槽栅中填充的p-GaN可以使得HEMT在无栅极正偏压的情况下截止,形成应用范围更广增强型HEMT;此外,通过空间上分离并两头引出的栅极电极以及其他区域钝化层的包覆,可以避免其他工艺流程中造成的栅极污染导致开启电压不稳定的问题。In this embodiment, there is an AlGaN/GaN power device with a vertical structure and its preparation method. Through the interface between n-GaN and AlGaN arranged in the vertical direction, the two-dimensional electron gas can move in the vertical direction and form a channel, thereby enhancing the two-dimensional electron gas. The movement rate; at the same time, the control ability of the two-dimensional electron gas is improved through the gate of the u-shaped trench structure; the p-GaN filled in the u-shaped trench gate can make the HEMT cut off without a positive gate bias, Form an enhanced HEMT with a wider range of applications; in addition, through the spatially separated gate electrodes drawn from both ends and the coating of passivation layers in other areas, the problem of unstable turn-on voltage caused by gate pollution caused by other process flows can be avoided .

以上显示和描述了本发明的基本原理和主要特征以及本发明的优点。本行业的技术人员应该了解,本发明不受上述实施例的限制,上述实施例和说明书中描述的只是说明本发明的原理,在不脱离本发明精神和范围的前提下,本发明还会有各种变化和改进,这些变化和改进都落入要求保护的本发明范围内。本发明要求保护范围由所附的权利要求书及其等效物界定。The basic principles and main features of the present invention and the advantages of the present invention have been shown and described above. Those skilled in the industry should understand that the present invention is not limited by the above-mentioned embodiments. What are described in the above-mentioned embodiments and the description only illustrate the principle of the present invention. Without departing from the spirit and scope of the present invention, the present invention will also have Variations and improvements are possible, which fall within the scope of the claimed invention. The protection scope of the present invention is defined by the appended claims and their equivalents.

Claims (2)

1. an AlGaN/GaN power device with a vertical structure is characterized by comprising a drain electrode, an n + -GaN layer and an n-GaN U-shaped groove which are sequentially arranged from bottom to top, wherein an AlGaN U-shaped groove with an upper surface flush with the upper surface of the n-GaN U-shaped groove and a depth smaller than the depth of the n-GaN U-shaped groove is arranged in the n-GaN U-shaped groove, a SiNx U-shaped gate dielectric layer is arranged on the inner surface of the AlGaN U-shaped groove, a p-GaN with an upper surface flush with the upper surface of the n-GaN U-shaped groove is filled in the SiNx U-shaped gate dielectric layer, a dielectric passivation layer covering the p-GaN, the SiNx U-shaped gate dielectric layer and a part of the U-shaped groove is arranged in the middle of the upper surface of the p-GaN, the SiNx-shaped gate dielectric layer and a part of the U-shaped groove, a dielectric passivation layer covering the dielectric passivation layer and a source electrode of the n-GaN U-shaped groove are further arranged on the upper surface of the dielectric passivation layer, grid electrodes connected with the GaN are symmetrically arranged on two sides of the GaN electrode, the AlGaN/GaN power device with the vertical structure, the AlGaN power device is characterized by comprising a drain electrode, an AlGaN/GaN power device, an AlGaN power device with a drain electrode, an AlGaN/GaN power device, an AlGaN U-GaN power device with a vertical structure, an AlGaN power device, an upper surface, an AlGaN U-GaN power device with a vertical structure, an AlGaN U-GaN power device, an upper surface flush with a vertical structure, an AlGaN U-GaN power device is arranged from bottom, an AlGaN U-GaN power device, an AlGaN.
2. The AlGaN/GaN power device with vertical structure of claim 1, wherein: and the coverage area of the source electrode in the connecting line direction of the symmetrically arranged gates is smaller than that of the dielectric passivation layer.
CN201810133689.3A 2018-02-09 2018-02-09 A kind of AlGaN\GaN power device with vertical structure and its preparation method Active CN108511513B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810133689.3A CN108511513B (en) 2018-02-09 2018-02-09 A kind of AlGaN\GaN power device with vertical structure and its preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810133689.3A CN108511513B (en) 2018-02-09 2018-02-09 A kind of AlGaN\GaN power device with vertical structure and its preparation method

Publications (2)

Publication Number Publication Date
CN108511513A CN108511513A (en) 2018-09-07
CN108511513B true CN108511513B (en) 2019-12-10

Family

ID=63375069

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810133689.3A Active CN108511513B (en) 2018-02-09 2018-02-09 A kind of AlGaN\GaN power device with vertical structure and its preparation method

Country Status (1)

Country Link
CN (1) CN108511513B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117334738A (en) * 2019-04-12 2024-01-02 广东致能科技有限公司 Semiconductor device and manufacturing method thereof
DE102019212645A1 (en) * 2019-08-23 2021-02-25 Robert Bosch Gmbh VERTICAL FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING THE SAME
US11552189B2 (en) 2019-09-25 2023-01-10 Stmicroelectronics S.R.L. High electron mobility transistor (HEMT) devices and methods

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105393359A (en) * 2013-07-15 2016-03-09 Hrl实验室有限责任公司 HEMT device and method
CN106057868A (en) * 2016-08-09 2016-10-26 电子科技大学 Longitudinal super-junction enhanced MIS HEMT device
CN106549038A (en) * 2016-12-09 2017-03-29 宁波海特创电控有限公司 A kind of gallium nitride heterojunction HEMT of vertical stratification

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102822950B (en) * 2010-03-19 2016-06-22 富士通株式会社 Compound semi-conductor device and manufacture method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105393359A (en) * 2013-07-15 2016-03-09 Hrl实验室有限责任公司 HEMT device and method
CN106057868A (en) * 2016-08-09 2016-10-26 电子科技大学 Longitudinal super-junction enhanced MIS HEMT device
CN106549038A (en) * 2016-12-09 2017-03-29 宁波海特创电控有限公司 A kind of gallium nitride heterojunction HEMT of vertical stratification

Also Published As

Publication number Publication date
CN108511513A (en) 2018-09-07

Similar Documents

Publication Publication Date Title
JP5076278B2 (en) Field effect transistor
CN100511706C (en) GaN device based on component-gradient GaN MISFET and preparing method thereof
CN107946358A (en) An AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS process and its manufacturing method
CN107799590B (en) A GaN-based microwave power device with large gate width and a manufacturing method thereof
KR20070032701A (en) A method of manufacturing a nitride transistor having a regrown ohmic contact region and a nitride transistor having a regrown ohmic contact region
CN104051523A (en) Semiconductor device with low ohmic contact resistance and manufacturing method thereof
JP2007305954A (en) Field effect transistor and device thereof
CN108389903A (en) AlGaN/GaN high electron mobility transistor with graphene heat dissipation layer and preparation method thereof
CN108615756B (en) Semiconductor device with a semiconductor layer having a plurality of semiconductor layers
CN107768252A (en) A kind of normally-off GaN base MOSFET structure of the high conduction property of high threshold voltage and preparation method thereof
CN103311291A (en) Semiconductor device and method
CN108511513B (en) A kind of AlGaN\GaN power device with vertical structure and its preparation method
CN103943677B (en) A kind of chip scale gallium nitride based transistor and preparation method thereof
CN105679823B (en) Longitudinal gallium nitride-based heterojunction semiconductor device and manufacturing method thereof
CN103904114A (en) Reinforced AlGaN / GaN HEMT component structure with source field plate and manufacturing method of reinforced AlGaN / GaN HEMT component structure
CN107706232A (en) A kind of MIS grid structure normally-off GaN base transistor in situ and preparation method
CN112825330B (en) GaN transistor device with high-linearity composite gate structure and preparation method thereof
CN112420828A (en) Normally-off high electron mobility transistor and manufacturing method thereof
CN208368511U (en) Semiconductor devices
CN207966998U (en) A kind of normally-off GaN base MOSFET structure of the high conduction property of high threshold voltage
CN207611772U (en) A GaN-based microwave power device with large gate width
CN117133806A (en) A natural superjunction GaN HEMT device and its preparation method
CN116705829A (en) HEMT device and manufacturing method thereof
CN108831932A (en) A GaN Lateral MIS-Schottky Hybrid Anode Diode
KR102868853B1 (en) Manufacturing method of power semiconductor device and power semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20191204

Address after: 226500 No. 999 Wanshou South Road, Chengnan street, Rugao City, Nantong, Jiangsu

Patentee after: Jiangsu R & D three generation semiconductor industry Research Institute Co., Ltd.

Address before: 226500 Rugao City, Nantong province high tech Development Zone, photoelectric science and Technology Industrial Park, No. 8

Patentee before: Haidike (Nantong) Photoelectric Technology Co., Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20211230

Address after: 226500 4th floor, building 1, Nanyan No.1, Haiyang South Road, Chengnan street, Rugao City, Nantong City, Jiangsu Province

Patentee after: Haiwei semiconductor (Nantong) Co.,Ltd.

Address before: 226500 No. 999, Wanshou South Road, Chengnan street, Rugao City, Nantong City, Jiangsu Province

Patentee before: JIANGSU RUGAO THIRD GENERATION SEMICONDUCTOR INDUSTRY RESEARCH INSTITUTE Co.,Ltd.