CN108717398B - Pulse signal synchronization system and method suitable for USB interface - Google Patents
Pulse signal synchronization system and method suitable for USB interface Download PDFInfo
- Publication number
- CN108717398B CN108717398B CN201810317658.3A CN201810317658A CN108717398B CN 108717398 B CN108717398 B CN 108717398B CN 201810317658 A CN201810317658 A CN 201810317658A CN 108717398 B CN108717398 B CN 108717398B
- Authority
- CN
- China
- Prior art keywords
- usb
- pulse signal
- interface
- module
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0042—Universal serial bus [USB]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3852—Converter between protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Information Transfer Systems (AREA)
Abstract
A pulse signal synchronization system and method suitable for USB interface, the system includes pulse signal catches and interface conversion module, USB driver module and API function module; the pulse signal capturing and interface converting module is used for capturing periodic pulse signals and then generating a USB interrupt protocol packet which can be identified by the upper computer; the USB drive module and the API function module are assembled on the computing equipment, and the USB drive module is used for receiving and processing a USB interrupt protocol packet; the API function module is used for providing an interrupt processing function interface, and when the USB drive module receives the USB interrupt protocol packet, the API function module is operated to start an interrupt processing program defined by a user. The invention is mainly used for the occasion of high-precision periodic pulse synchronization between the computing equipment and the external equipment, improves the frequency synchronization precision among different equipment, ensures that the synchronization error precision reaches 100 microsecond magnitude, meets the frequency synchronization application requirement above kHz, and has stronger universality on an interface.
Description
Technical Field
The invention belongs to the technical field of time-frequency synchronization, and particularly relates to a pulse signal synchronization system and method suitable for a USB interface.
Background
In a high-precision information system, a front-end execution device and a corresponding computing device tend to be designed separately, but the two devices still need to maintain consistent frequency in the using process. The execution device directly processes the analog pulse signal, while the general purpose computing device often cannot directly process the analog pulse signal. For example, the equipment needs the server to perform periodic data calculation, and the muzzle orientation is adjusted according to the result. The frequency of the server for executing the resolving task and the frequency of the muzzle adjustment must be consistent so as to meet the requirement of the striking precision. In a high-precision information system, synchronization errors between devices with uniform frequencies are often required to be 1ms or less.
In order to achieve high-precision frequency synchronization between the execution device and the general-purpose computing device, the time unifying device needs to provide a highly synchronized periodic pulse signal as a frequency reference, and each device receives and responds to the pulse signal. In order to realize high-precision synchronous frequency, each device needs to be capable of rapidly receiving pulse signals and reducing receiving delay. In a high-precision information system, most front-end execution equipment can directly take an analog pulse signal as an interrupt signal to respond, and can ensure very low receiving delay. However, general-purpose computing devices often cannot directly process analog pulse signals, and a special interface needs to be designed to process the pulse signals.
At present, USB interface processing and upper computer calling modes are not available on the world to solve the related achievements and application of the analog quantity pulse synchronization problem.
Disclosure of Invention
The invention aims to solve the technical problem that aiming at the defects of time-frequency synchronization between the existing execution equipment and the general computing equipment, the invention provides the pulse signal synchronization system and the pulse signal synchronization method suitable for the USB interface, which are mainly used in the application occasions of high-precision periodic pulse synchronization between the general computing equipment and the external equipment, improve the frequency synchronization precision between different equipment, ensure that the synchronization error precision reaches 100 microseconds, meet the application requirements of frequency synchronization above kHz, and have stronger universality on the interface.
The technical scheme adopted by the invention for solving the technical problems is as follows:
a pulse signal synchronization system suitable for a USB interface is used for the occasion of high-precision periodic pulse synchronization between computing equipment and external equipment, and comprises a pulse signal capturing and interface conversion module, a USB driving module and an API function module;
the pulse signal capturing and interface converting module is used for capturing periodic pulse signals and then generating USB interrupt protocol packets (converting the periodic pulse signals into the USB interrupt protocol packets) which can be identified by the upper computer;
the USB drive module and the API function module are assembled on the computing equipment, and the USB drive module is used for receiving and processing a USB interrupt protocol packet; the API function module is used for providing an interrupt processing function interface, and when the USB drive module receives the USB interrupt protocol packet, the API function module is operated to start an interrupt processing program defined by a user.
According to the scheme, the pulse signal capturing and interface converting module comprises an analog signal level converting chip, a photoelectric isolating chip, a main controller, a USB interface protecting chip and a DC-DC voltage stabilizing chip;
the analog signal level conversion circuit is used for converting an analog level into a digital level;
the photoelectric isolation chip is used for completely and photoelectrically isolating the USB interface and the analog signal level conversion chip and isolating the input analog signal from the output USB interface signal (preventing crosstalk);
the main controller is used for learning and predicting the periodic pulse signals, capturing the pulse signals and outputting a USB interrupt protocol packet;
the USB interface protection chip is HID equipment, adopts an electrostatic protection design, prevents instant high-voltage impact and is compatible with a USB2.0 protocol standard;
the DC-DC voltage stabilizing chip is used for converting a 5V power supply into a chip working power supply.
The invention also provides a synchronization method of the pulse signal synchronization system suitable for the USB interface, which comprises the following steps:
s1, sending the periodic pulse signals with the same frequency and phase to the computing equipment and the external equipment at the same time, and directly processing the periodic pulse signals by the external equipment;
s2, converting the periodic pulse signal into a USB interrupt protocol by a pulse signal capture and interface conversion module assembled on the computing equipment, and coating the USB interrupt protocol to an upper computer for reading;
s3, when the USB drive module receives the USB interrupt protocol packet, running the API function module, starting the interrupt processing program defined by the user, sending the USB interrupt message in a delayed manner, and keeping the USB interrupt message synchronous with the rising edge of the next pulse; and enabling the computing device and the external device to complete frequency synchronization under the driving of the periodic pulse signal.
According to the above scheme, in step S2, the main controller monitors the input periodic pulse signal for a plurality of cycles, learns the cycle and pulse width of the periodic pulse signal and synchronizes with the periodic pulse signal, predicts the time when the next pulse rising edge arrives, and captures the pulse rising edge in a small window around the time (the time when the next pulse rising edge arrives) (the influence of signal glitch on the capture accuracy and reliability can be significantly reduced).
According to the above scheme, in step S3, assuming that the frequency of the periodic pulse signal is f and the period T is 1/f, the time for capturing the pulse rising edge and generating the USB interrupt packet by the processor of the main controller is T1 and T2, respectively, and the time delay of T3 is generated by the counter of the main controller, so that the USB interrupt packet is aligned with the next pulse rising edge, where T3 satisfies the following equation: t1+ T2+ T3 ═ T.
According to the scheme, when the period of the processor is 100MHz, the jitter of the processing time of the processor task and the counting time of the counter is less than 100ns, so that the synchronous error between the USB interrupt message and the next pulse rising edge is controlled in microsecond level.
Compared with the prior art, the invention has the following advantages:
1. the invention solves the problem of signal receiving precision, the USB interface can not directly process the pulse analog signal, and the pulse analog signal needs to be converted into a USB interrupt protocol packet which can be read by an upper computer, so that processing delay is introduced; because the structure of the endpoint mode device of the USB equipment determines that the highest interrupt query frequency is 1kHz, the shortest delay from the rising edge of a received pulse signal to the generation of a USB interrupt protocol packet cannot be less than 1ms, and if the requirement of frequency synchronization precision is met, the processing needs to be carried out on software and hardware, so that the periodic pulse analog signal is converted into a form which can be read by the computing equipment, is called by the computing equipment, and meanwhile, the synchronization precision is ensured; if the control server and the front-end equipment perform periodic synchronization for more than 200 times per second and the synchronization error is less than 1 millisecond;
2. the pulse signal synchronization method can be adapted to the USB interface and can be popularized to frequency synchronization designs adopting other interface standards in order to meet the requirement of the universality of the computing equipment;
3. the invention realizes the high-precision frequency synchronization between the USB interface equipment and the analog quantity equipment, and is used for solving the problem of frequency synchronization between the general computing service equipment and the front-end equipment such as a sensor and the like; the method is suitable for adopting standardized commercial hardware equipment, achieves the time-frequency unified effect without changing the hardware design, reduces the dependence of practical application on hardware, and improves convenience and flexibility.
Drawings
FIG. 1 is a block diagram of a pulse signal synchronization system for a USB interface according to the present invention;
fig. 2 is a schematic diagram of an embodiment of a pulse signal capture and interface conversion module;
fig. 3 is a schematic diagram of a high-precision synchronization processing method of a pulse signal suitable for a USB interface according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples.
As shown in fig. 1, the periodic pulse signals with the same frequency and phase are sent to the computing device and the external device at the same time, and the two devices complete frequency synchronization under the driving of the periodic pulse signals. The peripheral equipment can directly process the periodic pulse signals, and the computing equipment needs to convert the periodic pulse signals into USB interrupt protocol packets to be read by the upper computer. Therefore, the pulse signal synchronization system suitable for the USB interface is mainly applied to computing equipment and comprises a pulse signal capturing and interface conversion module, a USB driving module and an API function module. The pulse signal capturing and interface conversion module is a hardware circuit and is used for capturing a periodic pulse rising edge signal, then a USB interrupt protocol packet which can be identified by an upper computer is generated, and the purpose of selecting USB interrupt is to enable the upper computer to preferentially respond to the pulse signal and reduce the delay error of the system.
The method comprises the steps that a USB drive module and an API function module are assembled on the computing device, wherein the USB drive module can receive and process a USB interrupt protocol packet, the API function module provides an interrupt processing function interface, and after the USB drive module receives the interrupt protocol packet, the API function module is operated to start an interrupt processing program defined by a user.
The pulse signal capturing and interface conversion module converts periodic pulse signals into a USB interrupt protocol packet, and the design of the pulse signal capturing and interface conversion module is based on learning prediction and comprises an analog signal level conversion chip, a photoelectric isolation chip, a main controller, a USB interface protection chip and a DC-DC voltage stabilization chip. In order to prevent the influence of signal glitch on reliability, a processing mode of learning prediction is adopted for capturing the periodic pulse signal. The pulse signal capturing and interface conversion module comprises a low-power consumption main controller for learning and predicting periodic pulse signals, the main controller monitors input signals for a plurality of periods, learns the period and pulse width of the input signals and synchronizes with the period and pulse width, so that the arrival time of the next rising edge is predicted, the rising edge is captured in a small window near the time, and the influence of signal burrs on the capturing precision can be remarkably reduced.
Fig. 2 shows an embodiment of the pulse signal capturing and interface converting module based on the RS-422 level, which includes the following chips:
a) RS422A level conversion chip, namely analog signal level conversion chip
Since RS422A is a differential signal, the corresponding RS422A transceiver is required as a level translation. The RS422 interface can output 3.3V PWM signals to the chip, the communication distance reaches more than 1km, and the anti-interference performance of an industrial field is achieved. The RS422 output interface adopts a high-speed optical coupler to carry out 1500V photoelectric isolation and 600W lightning protection, and can effectively prevent static electricity, lightning stroke, surge, ground potential difference and the like from the RS422 bus from damaging the system.
b) Low-power consumption main controller
The low-power-consumption main controller can run a learning prediction program and has a pulse signal capturing function and a USB interrupt protocol packet output function. Considering the real-time property, low power consumption and universality of the system, the low-power-consumption processor adopts a processor adopting a mainstream architecture (such as ARM Cortex-M3) and has the functions of PWM signal capture, USB output and input and output signal monitoring. And the processor frequency is not lower than 100 MHz. The low-power-consumption main controller adopts a high-precision crystal oscillator as clock input and drives a timer to finish high-precision synchronization of the USB interrupt message sending time and the pulse rising edge.
c) USB interface protection chip
The USB interface protection chip adopts an electrostatic protection design to prevent instant high-voltage impact, is compatible with a USB2.0 protocol standard, and uses a Device HID
d) DC-DC voltage stabilizing chip
The power supply of the whole module is from a single 5V power supply of the USB interface. The DC-DC voltage stabilizing chip is used for converting a 5V power supply into a chip working power supply (such as 3.3V), the DC-DC voltage stabilizing chip adopts a switch working mode, the energy conversion efficiency is over 90 percent, the maximum load current is not lower than 100mA, and the power supply rejection ratio is larger than 70 dB.
e) Photoelectric isolation chip
And the USB end and the RS422 end are completely isolated in a photoelectric manner, so that crosstalk is prevented, and the communication safety and reliability are ensured.
The USB driving module is a standard driving program, adopts a protocol standard above USB2.0, and supports USB HID equipment. The USB device switching-on and switching-off function and the USB interrupt transmission switching-on and switching-off function are provided, and the USB device switching-on and switching-off function can respond to polling of the upper computer and send interrupt data to the upper computer.
The upper computer API interface mainly provides the service of the application program responding to the interrupt, and has the following functions:
a) USB interrupt Enable:
description of the function: and calling the USB drive module to open the USB interrupt function.
Function name: pool usbOpen (USR _ FUNC usrFunc);
description of the function: initializing USB devices
Parameter 1: a user's callback function called in the interrupt handling function
And returning a value: true indicates that the USB device is discovered and turned on successfully.
False indicates a failure to turn on the USB device.
b) USB interrupt off
And directly calling the USB interrupt closing API function to close the USB interrupt function.
Function name: bol usbClose ()
Description of the function: turning off USB device
Function parameters: is free of
And returning a value: true successfully closes USB equipment
Failure of False to turn off USB device
c) The association of the USB interrupt process with the user function.
After the USB interrupt arrives, the underlying driver may call a callback function registered by the user during initialization in the process of processing the interrupt, and the callback function registration method is as follows:
typedef void(*func)()USER_FUNC
the embodiment of the invention is suitable for a pulse signal synchronous processing method of a USB interface, and specifically comprises the following steps:
in a high-precision information system, the frequency synchronization error of each device is usually required to be less than 1ms, which requires that the difference between the arrival time of the rising edge of the pulse and the generation time of the USB interrupt message is less than 1 ms. For most commercial microprocessors, the time interval from the time the pulse rising edge signal is received to the time the USB interrupt signal is generated is often greater than 1 ms. For example, for a commercial embedded processor ARM-M3, the processing latency for the USB protocol is around 5 ms. Therefore, the USB interrupt message cannot keep synchronous with the current pulse rising edge.
If the USB interrupt message and the pulse rising edge need to realize high-precision synchronization, the USB interrupt message needs to be sent in a delayed mode and kept synchronous with the next pulse rising edge. The specific method is shown in figure 3. Assuming that the frequency of the periodic pulse signal is 50Hz and the period is 20ms, the time for capturing the pulse rising edge and generating the USB interrupt message by the processor is 1ms and 4.4ms respectively, and the time of the task is accurately fixed under the condition that the embedded system does not perform free scheduling. The counter produces a 14.6ms delay to align the USB interrupt message with the next rising pulse edge. When the period of the processor is 100MHz, the jitter of the task processing time and the counting time of the counter is less than 100ns, so that the synchronous error between the USB interrupt message and the rising edge of the next pulse can be controlled in microsecond order.
In the actual software implementation process, the processor dynamically adjusts the counter period by monitoring the time difference between the rising edge of the input pulse and the output USB message, so as to complete the convergence process of the synchronization error and finally realize accurate synchronization.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the present invention in any way, and it will be apparent to those skilled in the art that the above description of the present invention is provided for all such modifications, equivalents and alternatives.
Claims (6)
1. A pulse signal synchronization system suitable for a USB interface is characterized by being used in the occasion of carrying out high-precision periodic pulse synchronization on computing equipment and external equipment, and comprising a pulse signal capturing and interface conversion module, a USB driving module and an API function module;
the pulse signal capturing and interface converting module is used for capturing periodic pulse signals and then generating a USB interrupt protocol packet which can be identified by an upper computer;
the USB drive module and the API function module are assembled on the computing equipment, and the USB drive module is used for receiving and processing a USB interrupt protocol packet; the API function module is used for providing an interrupt processing function interface, and when the USB drive module receives the USB interrupt protocol packet, the API function module is operated to start an interrupt processing program defined by a user.
2. The pulse signal synchronization system suitable for the USB interface according to claim 1, wherein the pulse signal capturing and interface converting module comprises an analog signal level converting chip, a photoelectric isolating chip, a main controller, a USB interface protecting chip and a DC-DC voltage stabilizing chip;
the analog signal level conversion chip is used for converting an analog level into a digital level;
the photoelectric isolation chip is used for completely and photoelectrically isolating the USB interface and the analog signal level conversion chip and isolating an input analog signal from an output USB interface signal;
the main controller is used for learning and predicting the periodic pulse signals, capturing the pulse signals and outputting a USB interrupt protocol packet;
the USB interface protection chip is HID equipment, adopts an electrostatic protection design, prevents instant high-voltage impact and is compatible with a USB2.0 protocol standard;
the DC-DC voltage stabilizing chip is used for converting a 5V power supply into a chip working power supply.
3. The synchronization method of the pulse signal synchronization system suitable for the USB interface according to claims 1-2, characterized by comprising the following steps:
s1, sending the periodic pulse signals with the same frequency and phase to the computing equipment and the external equipment at the same time, and directly processing the periodic pulse signals by the external equipment;
s2, converting the periodic pulse signal into a USB interrupt protocol by a pulse signal capture and interface conversion module assembled on the computing equipment, and coating the USB interrupt protocol to an upper computer for reading;
s3, when the USB drive module receives the USB interrupt protocol packet, running the API function module, starting the interrupt processing program defined by the user, sending the USB interrupt message in a delayed manner, and keeping the USB interrupt message synchronous with the rising edge of the next pulse; and enabling the computing device and the external device to complete frequency synchronization under the driving of the periodic pulse signal.
4. The synchronization method of the pulse signal synchronization system for the USB interface according to claim 3, wherein in step S2, the capturing of the periodic pulse signal is performed by a learning and predicting method, the main controller monitors the input periodic pulse signal for a plurality of cycles, learns the cycle and the pulse width of the periodic pulse signal and synchronizes with the periodic pulse signal, predicts the arrival time of the next pulse rising edge, and captures the pulse rising edge in a small window around the time.
5. The method as claimed in claim 3, wherein in the step S3, assuming that the frequency of the periodic pulse signal is f and the period T is 1/f, the time for capturing the rising edge of the pulse and generating the USB interrupt message by the processor of the host controller is T1 and T2, respectively, and the counter of the host controller generates a delay of T3 to align the USB interrupt message with the next rising edge of the pulse, wherein T3 satisfies the following equation: t1+ T2+ T3= T.
6. The method as claimed in claim 5, wherein when the processor cycle is 100MHz, the jitter between the processing time of the processor task and the counting time of the counter is less than 100ns, so that the synchronization error between the USB interrupt message and the next rising edge of the pulse is controlled to be in the order of microseconds.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810317658.3A CN108717398B (en) | 2018-04-10 | 2018-04-10 | Pulse signal synchronization system and method suitable for USB interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810317658.3A CN108717398B (en) | 2018-04-10 | 2018-04-10 | Pulse signal synchronization system and method suitable for USB interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108717398A CN108717398A (en) | 2018-10-30 |
| CN108717398B true CN108717398B (en) | 2021-05-25 |
Family
ID=63898945
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810317658.3A Active CN108717398B (en) | 2018-04-10 | 2018-04-10 | Pulse signal synchronization system and method suitable for USB interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108717398B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111143265B (en) * | 2019-12-30 | 2022-09-20 | 锐捷网络股份有限公司 | Data transmission method and device based on virtual machine |
| CN112291029B (en) * | 2020-11-02 | 2024-05-28 | 温州大学 | System synchronization method |
| CN113286182B (en) * | 2021-04-02 | 2022-06-14 | 北京智象信息技术有限公司 | Method and system for eliminating echo between TV and sound pickup peripheral |
| CN117353463B (en) * | 2023-12-04 | 2024-03-19 | 广东电网有限责任公司中山供电局 | Synchronous sampling method and related device for multipath alternating current electric quantity |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1441353A (en) * | 2002-02-28 | 2003-09-10 | 德克萨斯仪器股份有限公司 | Bus monitor controller for reinforced universal serial bus |
| CN101646986A (en) * | 2007-05-15 | 2010-02-10 | 克罗诺洛吉克有限公司 | USB-based synchronization and timing system |
| CN102547969A (en) * | 2012-02-24 | 2012-07-04 | 电子科技大学 | High-accuracy wireless clock synchronization system for power system |
| CN103165169A (en) * | 2011-12-19 | 2013-06-19 | Gn奈康有限公司 | Method and system for synchronizing isochronous usb audio data to a RF communication device clock |
| US8838846B1 (en) * | 2013-06-27 | 2014-09-16 | Crystal Instruments Corporation | Autonomous, multi-channel USB data acquisition transducers |
| CN205540705U (en) * | 2016-04-07 | 2016-08-31 | 华中科技大学 | A time schedule controller for laser induction punctures spectrum |
| CN107005242A (en) * | 2014-10-09 | 2017-08-01 | 应美盛股份有限公司 | System and method for mems sensor system synchronization |
-
2018
- 2018-04-10 CN CN201810317658.3A patent/CN108717398B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1441353A (en) * | 2002-02-28 | 2003-09-10 | 德克萨斯仪器股份有限公司 | Bus monitor controller for reinforced universal serial bus |
| CN101646986A (en) * | 2007-05-15 | 2010-02-10 | 克罗诺洛吉克有限公司 | USB-based synchronization and timing system |
| CN103631745A (en) * | 2007-05-15 | 2014-03-12 | 克罗诺洛吉克有限公司 | USB based synchronization and timing system |
| CN103165169A (en) * | 2011-12-19 | 2013-06-19 | Gn奈康有限公司 | Method and system for synchronizing isochronous usb audio data to a RF communication device clock |
| CN102547969A (en) * | 2012-02-24 | 2012-07-04 | 电子科技大学 | High-accuracy wireless clock synchronization system for power system |
| US8838846B1 (en) * | 2013-06-27 | 2014-09-16 | Crystal Instruments Corporation | Autonomous, multi-channel USB data acquisition transducers |
| CN107005242A (en) * | 2014-10-09 | 2017-08-01 | 应美盛股份有限公司 | System and method for mems sensor system synchronization |
| CN205540705U (en) * | 2016-04-07 | 2016-08-31 | 华中科技大学 | A time schedule controller for laser induction punctures spectrum |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108717398A (en) | 2018-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108717398B (en) | Pulse signal synchronization system and method suitable for USB interface | |
| JP5635628B2 (en) | Power management method and apparatus for network access module | |
| EP3041167B1 (en) | Wake-on-link | |
| TWI441083B (en) | Apparatus for performing timer management and associated method | |
| JP2006246458A (en) | Wake up-on ring electric power saving for host signal processing communication system | |
| US20110296065A1 (en) | Control unit for the exchange of data with a peripheral unit, peripheral unit, and method for data exchange | |
| TW201445303A (en) | Embedded controller for power-saving and method thereof | |
| CN103209137B (en) | Configurable high precision time interval frame issues Ethernet interface control system | |
| CN101900755B (en) | Phase automatic compensating system and method of current and voltage synchronous sampling | |
| WO2012122315A1 (en) | Microcontroller of a power adapter | |
| CN103887993A (en) | Electronic device | |
| CN105824275A (en) | Method for controlling slave station servo driver to synchronize master station | |
| US20090319810A1 (en) | Receiving apparatus and activation control method for receiving apparatus | |
| CN110855581B (en) | Domestic exchange blade device suitable for VPX framework 40G and SRIO multiplexing | |
| CN108733257B (en) | Touch module and touch circuit thereof | |
| EP2672627A1 (en) | Data processing method, data processing system and relevant equipment | |
| CN115102682B (en) | ADC automatic synchronization method and device for ultrasonic system | |
| US20170344502A1 (en) | Communication Apparatus with Direct Control and Associated Methods | |
| JP2025500759A (en) | Dynamic reconfiguration of the physical layer interface of the display serial interface | |
| CN103731024A (en) | Signal dither system and method based on switching period changes | |
| CN1519679A (en) | Architecture and method for adjusting CPU working frequency | |
| CN103490747A (en) | Multichannel configurable pulse generating method | |
| US8407494B2 (en) | Power supply control method and device | |
| WO2014173631A1 (en) | A method and a system for reducing power consumption in a processing device | |
| CN110913159B (en) | Digital television, electronic equipment and control method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |