CN100498345C - Method for manufacturing probe card - Google Patents
Method for manufacturing probe card Download PDFInfo
- Publication number
- CN100498345C CN100498345C CNB2006101032700A CN200610103270A CN100498345C CN 100498345 C CN100498345 C CN 100498345C CN B2006101032700 A CNB2006101032700 A CN B2006101032700A CN 200610103270 A CN200610103270 A CN 200610103270A CN 100498345 C CN100498345 C CN 100498345C
- Authority
- CN
- China
- Prior art keywords
- layer
- photoresist layer
- metal layer
- patterning photoresist
- needle body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 239000000523 sample Substances 0.000 title claims abstract description 34
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 26
- 229910052751 metal Inorganic materials 0.000 claims abstract description 76
- 239000002184 metal Substances 0.000 claims abstract description 76
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 64
- 238000002161 passivation Methods 0.000 claims abstract description 58
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 238000000059 patterning Methods 0.000 claims description 20
- 239000000463 material Substances 0.000 claims description 12
- 229910001220 stainless steel Inorganic materials 0.000 claims description 11
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical group [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 9
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 9
- 239000011651 chromium Substances 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 9
- 239000010935 stainless steel Substances 0.000 claims description 8
- 229910052804 chromium Inorganic materials 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 239000005304 optical glass Substances 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910001200 Ferrotitanium Inorganic materials 0.000 claims description 3
- 238000002791 soaking Methods 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 13
- 238000012360 testing method Methods 0.000 description 10
- 238000005323 electroforming Methods 0.000 description 6
- 238000004806 packaging method and process Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Images
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
一种探针卡的制造方法。在基板上依序形成第一钝化层、第一图案化光阻层与第一金属层。第一金属层具有多个第一贯孔,暴露出部分第一图案化光阻层。在第一金属层与第一图案化光阻层上依序形成第二钝化层与第二图案化光阻层。第二图案化光阻层具有多个第二贯孔,分别暴露出第一贯孔。在第一贯孔与第二贯孔内形成多个针体,并在第二图案化光阻层上形成第二金属层,且这些针体的一端与第二金属层连接。取出针体与第二金属层。提供具有多个第三贯孔的一线路载板,并将这些针体分别插入这些第三贯孔内,图案化第二金属层,以形成多个顶部。
A method for manufacturing a probe card. A first passivation layer, a first patterned photoresist layer and a first metal layer are sequentially formed on a substrate. The first metal layer has a plurality of first through holes, exposing a portion of the first patterned photoresist layer. A second passivation layer and a second patterned photoresist layer are sequentially formed on the first metal layer and the first patterned photoresist layer. The second patterned photoresist layer has a plurality of second through holes, respectively exposing the first through holes. A plurality of needle bodies are formed in the first through holes and the second through holes, and a second metal layer is formed on the second patterned photoresist layer, and one end of the needle bodies is connected to the second metal layer. The needle bodies and the second metal layer are removed. A circuit carrier having a plurality of third through holes is provided, and the needle bodies are respectively inserted into the third through holes, and the second metal layer is patterned to form a plurality of tops.
Description
技术领域 technical field
本发明是有关于一种测试模组的制造方法,且特别是有关于一种探针卡的制造方法。The present invention relates to a manufacturing method of a test module, and in particular to a manufacturing method of a probe card.
背景技术 Background technique
集成电路晶片(integrated circuit chip,IC chip)的测试在半导体制程(semiconductor process)的不同阶段都是必要的。每一个IC晶片在晶圆(wafer)与封装(package)型态都必须接受测试以确保其电性功能(electrical function)。随着晶片功能的加强与复杂化,高速与精确的测试需求也就更加重要。Testing of integrated circuit chips (IC chips) is necessary at different stages of the semiconductor process. Each IC chip must be tested in wafer and package form to ensure its electrical function. With the strengthening and complexity of chip functions, the demand for high-speed and accurate testing becomes more important.
在晶圆型态测试个别晶片,其过程称为晶圆探测(wafert est)。晶圆探测是在晶片与自动测试设备之间建立暂时的电性接触。晶圆探测是IC设计与功能的重要测试,以便进行晶片分离与后续封装之前,筛选出良好的IC晶片。Testing individual wafers in wafer form is a process called wafer testing. Wafer probing is the establishment of temporary electrical contact between the wafer and automated test equipment. Wafer probing is an important test for IC design and function, in order to screen out good IC wafers before wafer separation and subsequent packaging.
此测试方式乃是以测试机台与探针卡(Probe Card)构成测试回路,将探针卡上的探针头(Probe Pin)直接与晶片上的焊垫(Pad)或凸块(Bump)直接接触,而利用探针探测晶圆上的各个晶片,从而引出晶片讯号,并将此晶片讯号资料送往测试机台作分析与判断,而使得在进入封装步骤前,可事先滤除电性与功能不良的晶片,以避免不良品的增加而提高封装制造成本。This test method is to use the test machine and the probe card to form a test circuit, and connect the probe head (Probe Pin) on the probe card directly to the pad (Pad) or bump (Bump) on the chip Direct contact, and use the probe to detect each chip on the wafer, so as to lead out the chip signal, and send the chip signal data to the test machine for analysis and judgment, so that before entering the packaging step, the electrical properties can be filtered out in advance Chips with defective functions are used to avoid increasing packaging manufacturing costs due to the increase of defective products.
然而,由于随着焊垫或凸块的间距(pitch)逐渐缩小,探针的间距也必须随之缩小。此外,随着焊垫或凸块面积的缩小,探针的直径也随之缩小。因此,一般的制造技术逐渐面临瓶颈。However, as the pitch of the pads or bumps gradually shrinks, the pitch of the probes must also shrink accordingly. In addition, as the pad or bump area shrinks, the diameter of the probe also shrinks. Therefore, the general manufacturing technology gradually faces a bottleneck.
发明内容 Contents of the invention
有鉴于此,本发明的目的是提供一种探针卡的制造方法,以增加探针位置与直径的精度。In view of this, the purpose of the present invention is to provide a method for manufacturing a probe card to increase the accuracy of probe position and diameter.
此外,本发明的另一目的是提供一种探针卡的制造方法,以降低探针卡的制造成本。In addition, another object of the present invention is to provide a method for manufacturing a probe card, so as to reduce the manufacturing cost of the probe card.
为达上述或其他目的,本发明提出一种探针卡的制造方法,其包括下列步骤。首先,提供一基板,并在基板上形成一第一钝化层。在第一钝化层上形成一第一图案化光阻层。在第一钝化层与第一图案化光阻层上形成一第一金属层,其中第一金属层具有多个第一贯孔,其暴露出部分第一图案化光阻层,且各第一贯孔的孔径自第一金属层的下表面往第一金属层的上表面逐渐增加。在第一金属层与第一图案化光阻层上形成一第二钝化层。在第二钝化层上形成一第二图案化光阻层,其中第二图案化光阻层具有多个第二贯孔,分别暴露出第一贯孔。在这些第二贯孔与这些第一贯孔内形成多个针体,并在第二图案化光阻层上形成一第二金属层,且这些针体的一端与第二金属层连接。取出针体与第二金属层。然后,提供一线路载板,且线路载板具有多个第三贯孔,并将这些针体分别插入这些第三贯孔内。图案化第二金属层,以形成多个顶部,且各顶部与这些针体其中之一相连。To achieve the above and other objectives, the present invention provides a method for manufacturing a probe card, which includes the following steps. First, a substrate is provided, and a first passivation layer is formed on the substrate. A first patterned photoresist layer is formed on the first passivation layer. A first metal layer is formed on the first passivation layer and the first patterned photoresist layer, wherein the first metal layer has a plurality of first through holes, which expose part of the first patterned photoresist layer, and each of the first metal layers The diameter of the through hole gradually increases from the lower surface of the first metal layer to the upper surface of the first metal layer. A second passivation layer is formed on the first metal layer and the first patterned photoresist layer. A second patterned photoresist layer is formed on the second passivation layer, wherein the second patterned photoresist layer has a plurality of second through holes exposing the first through holes respectively. A plurality of needles are formed in the second through holes and the first through holes, and a second metal layer is formed on the second patterned photoresist layer, and one end of the needles is connected with the second metal layer. Take out the needle body and the second metal layer. Then, a circuit carrier is provided, and the circuit carrier has a plurality of third through holes, and the pins are respectively inserted into the third through holes. The second metal layer is patterned to form a plurality of tops, and each top is connected to one of the pins.
在本发明的一实施例中,第一钝化层的材质可以是铬、钛或不锈钢。In an embodiment of the present invention, the material of the first passivation layer may be chromium, titanium or stainless steel.
在本发明的一实施例中,第二钝化层的材质可以是铬或钛。In an embodiment of the invention, the material of the second passivation layer may be chromium or titanium.
在本发明的一实施例中,取出这些针体与第二金属层的步骤包括分离第二钝化层与针体。然后,移除第二图案化光阻层。In an embodiment of the present invention, the step of removing the pins and the second metal layer includes separating the second passivation layer and the pins. Then, the second patterned photoresist layer is removed.
在本发明的一实施例中,基板可以是硅晶圆、光学玻璃基板或不锈钢。In an embodiment of the present invention, the substrate may be a silicon wafer, an optical glass substrate or stainless steel.
为达上述或是其他目的,本发明提出另一种探针卡的制造方法,其包括下列步骤。首先,提供一基板,并在基板上形成一钝化层。在钝化层上形成一第一图案化光阻层。在钝化层与第一图案化光阻层上形成一第一金属层,其中第一金属层具有多个第一贯孔,其暴露出部分第一图案化光阻层,且各第一贯孔的孔径自第一金属层的下表面往第一金属层的上表面逐渐增加。对于第一金属层与第一图案化光阻层进行一钝化处理。在第一金属层上形成一第二图案化光阻层,其中第二图案化光阻层具有多个第二贯孔,分别暴露出第一贯孔。在这些第二贯孔与这些第一贯孔内形成多个针体,并在第二图案化光阻层上形成一第二金属层,且这些针体的一端与第二金属层连接。取出针体与第二金属层。然后,提供一线路载板,且线路载板具有多个第三贯孔,并将这些针体分别插入这些第三贯孔内。图案化第二金属层,以形成多个顶部,且各顶部与这些针体其中之一相连。To achieve the above or other objectives, the present invention proposes another method for manufacturing a probe card, which includes the following steps. First, a substrate is provided, and a passivation layer is formed on the substrate. A first patterned photoresist layer is formed on the passivation layer. A first metal layer is formed on the passivation layer and the first patterned photoresist layer, wherein the first metal layer has a plurality of first through holes, which expose part of the first patterned photoresist layer, and each first through hole The diameter of the hole gradually increases from the lower surface of the first metal layer to the upper surface of the first metal layer. A passivation treatment is performed on the first metal layer and the first patterned photoresist layer. A second patterned photoresist layer is formed on the first metal layer, wherein the second patterned photoresist layer has a plurality of second through holes exposing the first through holes respectively. A plurality of needles are formed in the second through holes and the first through holes, and a second metal layer is formed on the second patterned photoresist layer, and one end of the needles is connected with the second metal layer. Take out the needle body and the second metal layer. Then, a circuit carrier is provided, and the circuit carrier has a plurality of third through holes, and the pins are respectively inserted into the third through holes. The second metal layer is patterned to form a plurality of tops, and each top is connected to one of the pins.
在本发明的一实施例中,钝化处理可以是浸泡钝化液。In an embodiment of the present invention, the passivation treatment may be soaking in a passivation solution.
在本发明的一实施例中,钝化层的材质可以是铬或钛。In an embodiment of the invention, the material of the passivation layer may be chromium or titanium.
在本发明的一实施例中,取出这些针体与第二金属层的步骤包括分离第一金属层与针体。然后,移除第二图案化光阻层。In an embodiment of the present invention, the step of removing the needle body and the second metal layer includes separating the first metal layer and the needle body. Then, the second patterned photoresist layer is removed.
在本发明的一实施例中,基板可以是硅晶圆、光学玻璃基板或不锈钢。In an embodiment of the present invention, the substrate may be a silicon wafer, an optical glass substrate or stainless steel.
基于上述,本发明采用半导体制程定义出探针的位置与几何尺寸,然后利用针体与第二钝化层之间接合力不佳的现象,以取出探针阵列。因此,探针位置与几何尺寸的精度能够增加。Based on the above, the present invention uses the semiconductor manufacturing process to define the position and geometric size of the probes, and then takes advantage of the poor bonding force between the needle body and the second passivation layer to remove the probe array. Therefore, the accuracy of probe position and geometry can be increased.
为让本发明的上述和其他目的、特征和优点能更明显易懂,下文特举较佳实施例,并配合所附图式,作详细说明如下。In order to make the above and other objects, features and advantages of the present invention more comprehensible, preferred embodiments will be described in detail below together with the accompanying drawings.
附图说明 Description of drawings
图1A至图1H绘示为本发明一实施例的探针卡的制造方法的示意图。1A to 1H are schematic diagrams of a method for manufacturing a probe card according to an embodiment of the present invention.
110:基板110: Substrate
120:第一钝化层120: first passivation layer
130:第一图案化光阻层130: the first patterned photoresist layer
140:第一金属层140: first metal layer
140a:下表面140a: lower surface
140b:上表面140b: upper surface
142:第一贯孔142: The first through hole
150:第二钝化层150: Second passivation layer
160:第二图案化光阻层160: the second patterned photoresist layer
162:第二贯孔162: Second through hole
212:针体212: needle body
214:顶部214: top
214a:第二金属层214a: second metal layer
220:线路载板220: Circuit carrier
220a:第三贯孔220a: the third through hole
具体实施方式 Detailed ways
图1A至图1H绘示为本发明一实施例的探针卡的制造方法的示意图。请先参考图1A,本实施例的探针卡的制造方法包括下列步骤。首先,提供一基板110,并在基板110上形成一第一钝化层120。此外,形成第一钝化层120的方法例如是金属沉积制程。另外,第一钝化层120的材质可以是铬、钛或不锈钢。然而,在基板110上也可以事先形成第一钝化层120。再者,基板110例如是硅晶圆、光学玻璃基板或不锈钢。1A to 1H are schematic diagrams of a method for manufacturing a probe card according to an embodiment of the present invention. Please refer to FIG. 1A first, the manufacturing method of the probe card in this embodiment includes the following steps. First, a
请继续参考图1B,在第一钝化层120上形成一第一图案化光阻层130。此外,第一图案化光阻层130的形成方式例如是先在第一钝化层120上涂布一光阻材料层。接着,对于此光阻材料层进行曝光制程与显影制程,以形成第一图案化光阻层130。此外,第一图案化光阻层130的图案位置与预定形成探针的位置相同,也就是集成电路(integrated circuit,IC)上的待测点的位置。图案的大小可由几何技术得知,其详述如后。Please continue to refer to FIG. 1B , a first
请参考图1C,进行一电铸制程以在第一钝化层120与第一图案化光阻层130上形成一第一金属层140,而第一金属层140具有多个第一贯孔142,其中第一贯孔142暴露出部分第一图案化光阻层130。此外,第一金属层140的材质例如是镍。值得注意的是,在电铸制程中,当第一金属层140的厚度大于第一图案化光阻层130的厚度时,第一金属层140会横向扩增,亦即第一金属层140将逐渐覆盖第一图案化光阻层130的表面。因此,第一贯孔142的孔径自第一金属层140的下表面140a往第一金属层140的上表面140b逐渐增加。1C, an electroforming process is performed to form a
更详细而言,若第一图案化光阻层130的厚度为h、第一贯孔142的孔径为d、第一金属层140的厚度为M,则第一图案化光阻层130的直径D可表示为:In more detail, if the thickness of the first
D=d+2(M-h)D=d+2(M-h)
请参考图1D,在第一金属层140与第一图案化光阻层130上形成一第二钝化层150。此外,形成第二钝化层150的方法例如是金属沉积制程。另外,第二钝化层150的材质可以是铬或钛。值得一提的是,在另一实施例中,若不形成第二钝化层150,则可以对于上述制程所形成的结构进行钝化处理。此外,钝化处理例如是将上述制程所形成的结构浸泡钝化液中,而此钝化液例如是磷酸溶液。Referring to FIG. 1D , a
请参考图1E,在第二钝化层150上形成一第二图案化光阻层160,其中第二图案化光阻层160具有多个第二贯孔162,其分别暴露出第一贯孔142。在本实施例中,第二图案化光阻层160的厚度大于100微米(micron)。此外,第二图案化光阻层160与第一图案化光阻层130的形成方式相似。值得注意的是,若进行钝化处理,则直接在第一金属层140上形成第二图案化光阻层160。1E, a second patterned photoresist layer 160 is formed on the
请参考图1F,进行一电铸制程以在这些第二贯孔162与这些第一贯孔142内形成多个针体212,并在第二图案化光阻层160上形成一第二金属层214a,且这些针体212的一端与第二金属层214a连接。此时,这些针体212的最小直径与第一贯孔142的最小孔径相同。1F, an electroforming process is performed to form a plurality of
更详细而言,当电铸制程开始时,先在这些第二贯孔162与这些第一贯孔142内形成金属材料,以形成针体212。然后,继续电铸制程以形成覆盖第二图案化光阻层160的第二金属层214a。此时,电铸制程大致完成。因此,各针体212便与第二金属层214a连接。In more detail, when the electroforming process starts, the metal material is firstly formed in the second through holes 162 and the first through
请参考图1G,进行一脱模制程,以取出针体212与第二金属层214a。更详细而言,由于针体212与第二钝化层140之间接合力较弱,因此第二钝化层140与针体212可轻易地分离。就本实施例而言,第二钝化层140的材质可以是铬或钛,因此分离第二钝化层140与针体212的方式可以是使用敲击或剥离的方式。然后,移除第二图案化光阻层160。Referring to FIG. 1G, a demoulding process is performed to remove the
值得一提的是,由于第一金属层140与第一钝化层120之间接合力较弱,因此第一金属层140与第一钝化层120可轻易地分离。换言之,基板110与第一钝化层120可以重复使用。It is worth mentioning that since the bonding force between the
清参考图111,提供一线路载板220,而此线路载板220例如是印刷电路板。此外,此线路载板220具有多个第三贯孔220a然后,将这些针体212分别插入这些第三贯孔内220a,此时,这些针体212与第二金属层214a例如是经由焊锡固定于线路载板220上Referring to FIG. 111, a circuit carrier 220 is provided, and the circuit carrier 220 is, for example, a printed circuit board. In addition, the circuit carrier 220 has a plurality of third through holes 220a. Then, the
然后,图案化第二金属层214a,以形成多个顶部214,且各顶部214与这些针体212其中之一相连。换言之,经过图案化制程后,各个针体212之间也就电性绝缘。此外,图案化第二金属层214a的方法例如是采用雷射切割。至此,大致完成探针卡的制作。Then, the
由于这些针体212的几何尺寸可以藉由第一图案化光阻层130的厚度h、第一图案化光阻层130的直径D与第一金属层140的厚度M与第二贯孔162的直径所控制,因此本发明所制造出的探针卡在针体212的位置与直径上均有较大的精度。Since the geometric dimensions of these
以上所述,仅是本发明的较佳实施例而已,并非对本发明作任何形式上的限制,虽然本发明已以较佳实施例揭露如上,然而并非用以限定本发明,任何熟悉本专业的技术人员,在不脱离本发明技术方案范围内,当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例,但凡是未脱离本发明技术方案内容,依据本发明的技术实质对以上实施例所作的任何简单修改、等同变化与修饰,均仍属于本发明技术方案的范围内。The above description is only a preferred embodiment of the present invention, and does not limit the present invention in any form. Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. Anyone familiar with this field Those skilled in the art, without departing from the scope of the technical solution of the present invention, may use the technical content disclosed above to make some changes or modify them into equivalent embodiments with equivalent changes, but as long as they do not depart from the technical solution of the present invention, the Technical Essence Any simple modifications, equivalent changes and modifications made to the above embodiments still fall within the scope of the technical solution of the present invention.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101032700A CN100498345C (en) | 2006-07-24 | 2006-07-24 | Method for manufacturing probe card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101032700A CN100498345C (en) | 2006-07-24 | 2006-07-24 | Method for manufacturing probe card |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101113990A CN101113990A (en) | 2008-01-30 |
| CN100498345C true CN100498345C (en) | 2009-06-10 |
Family
ID=39022440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101032700A Expired - Fee Related CN100498345C (en) | 2006-07-24 | 2006-07-24 | Method for manufacturing probe card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100498345C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108933090A (en) * | 2017-05-26 | 2018-12-04 | 中芯国际集成电路制造(上海)有限公司 | Test the forming method of structure and the detection method of work function |
| CN108020695B (en) * | 2017-11-23 | 2020-11-10 | 武汉迈斯卡德微电子科技有限公司 | Method for manufacturing probe |
| CN110018334B (en) * | 2018-01-10 | 2021-06-11 | 中华精测科技股份有限公司 | Probe card device and rectangular probe thereof |
| CN111766418B (en) | 2020-08-14 | 2021-01-19 | 强一半导体(苏州)有限公司 | MEMS probe card |
| CN118962209B (en) * | 2024-10-14 | 2024-12-31 | 南京云极芯半导体科技有限公司 | Novel manufacturing process of semiconductor test probe card |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4716423A (en) * | 1985-11-22 | 1987-12-29 | Hewlett-Packard Company | Barrier layer and orifice plate for thermal ink jet print head assembly and method of manufacture |
| CN1254648A (en) * | 1998-11-23 | 2000-05-31 | 研能科技股份有限公司 | Orifice sheet manufacturing method |
| US6258705B1 (en) * | 2000-08-21 | 2001-07-10 | Siliconeware Precision Industries Co., Ltd. | Method of forming circuit probing contact points on fine pitch peripheral bond pads on flip chip |
| CN1437238A (en) * | 2002-02-04 | 2003-08-20 | 利弘科技股份有限公司 | Process Method for Flat-Top Gold Bumps |
| EP1394597A2 (en) * | 2002-09-02 | 2004-03-03 | Samsung Electronics Co., Ltd. | Contact structure of semiconductor device, manufacturing method thereof, thin film transistor array panel including contact structure, and manufacturing method thereof |
| CN1514938A (en) * | 2001-05-28 | 2004-07-21 | 爱德万测试株式会社 | Method for mfg. of probe pin, and method for mfg. of probe card |
| CN1653620A (en) * | 2002-05-08 | 2005-08-10 | 三星电子株式会社 | Method for manufacturing SPM probe with FET channel structure by self-alignment process |
-
2006
- 2006-07-24 CN CNB2006101032700A patent/CN100498345C/en not_active Expired - Fee Related
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4716423A (en) * | 1985-11-22 | 1987-12-29 | Hewlett-Packard Company | Barrier layer and orifice plate for thermal ink jet print head assembly and method of manufacture |
| CN1254648A (en) * | 1998-11-23 | 2000-05-31 | 研能科技股份有限公司 | Orifice sheet manufacturing method |
| US6258705B1 (en) * | 2000-08-21 | 2001-07-10 | Siliconeware Precision Industries Co., Ltd. | Method of forming circuit probing contact points on fine pitch peripheral bond pads on flip chip |
| CN1514938A (en) * | 2001-05-28 | 2004-07-21 | 爱德万测试株式会社 | Method for mfg. of probe pin, and method for mfg. of probe card |
| CN1437238A (en) * | 2002-02-04 | 2003-08-20 | 利弘科技股份有限公司 | Process Method for Flat-Top Gold Bumps |
| CN1653620A (en) * | 2002-05-08 | 2005-08-10 | 三星电子株式会社 | Method for manufacturing SPM probe with FET channel structure by self-alignment process |
| EP1394597A2 (en) * | 2002-09-02 | 2004-03-03 | Samsung Electronics Co., Ltd. | Contact structure of semiconductor device, manufacturing method thereof, thin film transistor array panel including contact structure, and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101113990A (en) | 2008-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100580008B1 (en) | Contactor, method for manufacturing the same, and probe card using the same | |
| US6651325B2 (en) | Method for forming cantilever beam probe card and probe card formed | |
| JP4514855B2 (en) | Probing card manufacturing method | |
| US7064445B2 (en) | Wafer level testing and bumping process | |
| US8945953B2 (en) | Method of manufacturing semiconductor device | |
| KR100681772B1 (en) | Semiconductor test method and semiconductor test device | |
| CN100498345C (en) | Method for manufacturing probe card | |
| KR20080063059A (en) | Method for manufacturing semiconductor integrated circuit device and method for manufacturing thin film probe sheet used therein | |
| US6784556B2 (en) | Design of interconnection pads with separated probing and wire bonding regions | |
| TWI434044B (en) | Probe card and manufacturing method thereof | |
| JP4592634B2 (en) | Semiconductor device | |
| JP5551396B2 (en) | Inspection probe and method of manufacturing inspection probe | |
| JP4117603B2 (en) | Manufacturing method of chip-shaped electronic component and manufacturing method of pseudo wafer used for manufacturing the same | |
| TWM618418U (en) | Probe card | |
| CN100426481C (en) | Semiconductor device and method of manufacturing the device | |
| JP2001127256A (en) | Semiconductor device | |
| US6972583B2 (en) | Method for testing electrical characteristics of bumps | |
| TWM553422U (en) | Vertical probe card and probe head for wafer test | |
| US7405144B2 (en) | Method for manufacturing probe card | |
| JP3650311B2 (en) | Contact pins and probe cards | |
| JPH09159694A (en) | Lsi test probe | |
| JP4877465B2 (en) | Semiconductor device, semiconductor device inspection method, semiconductor wafer | |
| JP2011501185A (en) | Manufacturing method of electrical inspection device | |
| JPS6377129A (en) | Probe card | |
| KR100773801B1 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090610 Termination date: 20200724 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |