CN101630668A - Encapsulation structure of compound semiconductor element and photoelectric element and manufacturing method thereof - Google Patents
Encapsulation structure of compound semiconductor element and photoelectric element and manufacturing method thereof Download PDFInfo
- Publication number
- CN101630668A CN101630668A CN200810133910.1A CN200810133910A CN101630668A CN 101630668 A CN101630668 A CN 101630668A CN 200810133910 A CN200810133910 A CN 200810133910A CN 101630668 A CN101630668 A CN 101630668A
- Authority
- CN
- China
- Prior art keywords
- substrate
- compound
- conductive film
- pattern
- film layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
Landscapes
- Led Device Packages (AREA)
Abstract
Description
技术领域 technical field
本发明涉及一种化合物半导体元件的封装结构及其制造方法,尤其涉及一种光电半导体元件的薄型封装结构及其制造方法The invention relates to a packaging structure of a compound semiconductor element and a manufacturing method thereof, in particular to a thin packaging structure of an optoelectronic semiconductor element and a manufacturing method thereof
背景技术 Background technique
由于光电元件中发光二极管(light emitting diode;LED)有体积小、发光效率高及寿命长等优点,因此被认为是未来时代绿色节能照明的最佳光源。另外液晶显示器的快速发展及全彩荧幕的流行趋势,使白光发光二极管除了应用于指示灯及大型显示屏等用途外,还切入广大的消费性电子产品,例如:手机及个人数码助理(PDA)。Due to the advantages of small size, high luminous efficiency and long life in photoelectric components, light emitting diodes (LEDs) are considered to be the best light source for green and energy-saving lighting in the future era. In addition, the rapid development of liquid crystal displays and the popular trend of full-color screens have made white light-emitting diodes not only used in indicator lights and large display screens, but also in a wide range of consumer electronics products, such as mobile phones and personal digital assistants (PDAs). ).
图1是公知表面安装(SMD)元件的发光二极管元件的剖面示意图。发光二极管晶粒12是通过固晶胶11固定在绝缘层13c上N型导电铜箔13b的表面,并通过金属导线15与P型导电铜箔13a和N型导电铜箔13b电性相连,其中P型导电铜箔13a、N型导电铜箔13b及绝缘层13c构成具有电路的衬底13。另外,透明封胶材料14覆盖在衬底13、金属导线15及晶粒12上,可以保护整个发光二极管元件10不受环境及外力的破坏。FIG. 1 is a schematic cross-sectional view of a light emitting diode element of a conventional surface mount (SMD) element. The light-emitting diode crystal grain 12 is fixed on the surface of the N-type conductive copper foil 13b on the insulating layer 13c by the crystal-bonding glue 11, and is electrically connected with the P-type conductive copper foil 13a and the N-type conductive copper foil 13b through the metal wire 15, wherein The P-type conductive copper foil 13a, the N-type conductive copper foil 13b, and the insulating layer 13c constitute a substrate 13 with a circuit. In addition, the transparent sealing material 14 covers the substrate 13 , the metal wire 15 and the crystal grain 12 , which can protect the entire LED element 10 from being damaged by the environment and external force.
发光二极管元件10使用一般印刷电路板作为衬底13,因此其整体厚度因受限于衬底13中绝缘层13c厚度而无法更薄。然而消费性电子产品趋向于轻、薄、短、小的外观,因此其内部的各元件或外部壳体都需要小型化。另一方面,绝缘层13c多是散热性较差的树脂材料制成,因此不利于高功率发光化合物半导体元件作为传导热量的散热途径。The light-emitting diode element 10 uses a general printed circuit board as the substrate 13 , so its overall thickness cannot be thinner because it is limited by the thickness of the insulating layer 13 c in the substrate 13 . However, consumer electronic products tend to be light, thin, short, and small in appearance, so the internal components or external housings need to be miniaturized. On the other hand, the insulating layer 13c is usually made of a resin material with poor heat dissipation, which is not conducive to the high-power light-emitting compound semiconductor element as a heat dissipation path for heat conduction.
综上所述,市场上极需要一种薄型光电化合物半导体元件,除了元件的厚度要更薄而能节省所占空间,并且还要改善散热不佳的问题,将更有利应用于高功率元件的制作。To sum up, there is a great need for a thin optoelectronic compound semiconductor element in the market. In addition to being thinner and saving space, it also needs to improve the problem of poor heat dissipation, which will be more beneficial for high-power components. make.
发明内容 Contents of the invention
本发明提供一种化合物半导体元件的封装结构及其制造方法,该半导体元件将外部电极或接点直接露出于封胶材料,而不需要印刷电路板介于晶粒及外部电极间传递电气信号,因此可改善散热不佳的问题。The present invention provides a packaging structure of a compound semiconductor element and a manufacturing method thereof. The semiconductor element directly exposes external electrodes or contacts to the sealing material, without the need for a printed circuit board to transmit electrical signals between the crystal grain and the external electrodes. Therefore, It can improve the problem of poor heat dissipation.
本发明提供一种超薄型半导体元件的封装结构及其制造方法,由于使用薄型衬底,元件的厚度可以更薄而能节省所占空间。The invention provides a package structure of an ultra-thin semiconductor element and a manufacturing method thereof. Due to the use of a thin substrate, the thickness of the element can be thinner and the occupied space can be saved.
为达上述目的,本发明公开一种化合物半导体元件的封装结构,其包含具有图案的导电膜层、晶粒及透明封胶材料。该晶粒固定在该导电膜层的第一表面上。该透明封胶材料覆盖在该导电膜层第一表面及该晶粒上,该导电膜层的第二表面露出于该透明封胶材料,其中该第二表面是相对于该第一表面而言。In order to achieve the above purpose, the present invention discloses a packaging structure of a compound semiconductor device, which includes a conductive film layer with a pattern, a crystal grain and a transparent sealing material. The grain is fixed on the first surface of the conductive film layer. The transparent sealing material covers the first surface of the conductive film layer and the crystal grain, and the second surface of the conductive film layer is exposed to the transparent sealing material, wherein the second surface is opposite to the first surface .
该晶粒通过至少一个金属导线与该导电膜层电性连接,或者通过多个凸块与该导电膜层电性连接。The grain is electrically connected to the conductive film layer through at least one metal wire, or is electrically connected to the conductive film layer through a plurality of bumps.
该导电膜层的第二表面露出于该透明封胶材料,其材料是银、镍、铜、锡、铝或前述金属的合金,或铟锡氧化物、铟锌氧化物、铟镓氧化物或铟钨氧化物。The second surface of the conductive film layer is exposed to the transparent sealing material, and its material is silver, nickel, copper, tin, aluminum or an alloy of the aforementioned metals, or indium tin oxide, indium zinc oxide, indium gallium oxide or indium tungsten oxide.
该导电膜层包含N型电极及P型电极。The conductive film layer includes N-type electrodes and P-type electrodes.
该透明封胶材料中还混合荧光体。Phosphor is also mixed in the transparent sealing material.
该晶粒通过固晶胶或共晶接合而固定在该导电膜层的第一表面。The crystal grain is fixed on the first surface of the conductive film layer through crystal bonding glue or eutectic bonding.
本发明还公开一种化合物半导体元件封装结构的制造方法,包含下列步骤:提供暂用衬底;在该暂用衬底表面形成具图案的导电膜层,其中该导电膜层包含第一表面及相对于该第一表面的第二表面;固定晶粒于该导电膜层的第一表面上;覆盖一透明封胶材料于该导电膜层的第一表面及该晶粒上;以及移除该暂用衬底。The present invention also discloses a manufacturing method of a compound semiconductor element packaging structure, comprising the following steps: providing a temporary substrate; forming a patterned conductive film layer on the surface of the temporary substrate, wherein the conductive film layer includes a first surface and a second surface opposite to the first surface; fixing crystal grains on the first surface of the conductive film layer; covering a transparent sealing material on the first surface of the conductive film layer and the crystal grains; and removing the Temporary substrate.
本发明还包含利用焊线技术并通过多个金属导线使该晶粒与该导电膜层电性连接的步骤。The present invention also includes the step of electrically connecting the crystal grain and the conductive film layer by using wire bonding technology through a plurality of metal wires.
还包含利用倒装芯片技术并通过多个凸块使该晶粒与该导电膜层电性连接的步骤。It also includes the step of electrically connecting the crystal grain and the conductive film layer by using flip-chip technology through a plurality of bumps.
该导电膜层以印刷、网印、电铸、化镀或溅镀而形成于该暂用基板。The conductive film layer is formed on the temporary substrate by printing, screen printing, electroforming, electroless plating or sputtering.
该暂用衬底通过弯折、分离、蚀刻、激光切割或研磨的方式而移除。The temporary substrate is removed by bending, separating, etching, laser cutting or grinding.
在化合物半导体元件封装结构的制造方法中,该导电膜层的第二表面露出于该透明封胶材料。In the manufacturing method of the compound semiconductor device packaging structure, the second surface of the conductive film layer is exposed to the transparent sealing material.
在化合物半导体元件封装结构的制造方法中,该导电膜层的材料是银、镍、铜、锡、铝或前述金属的合金。In the manufacturing method of the package structure of the compound semiconductor device, the material of the conductive film layer is silver, nickel, copper, tin, aluminum or an alloy of the aforementioned metals.
在化合物半导体元件封装结构的制造方法中,该导电膜层的材料是铟锡氧化物、铟锌氧化物、铟镓氧化物或铟钨氧化物。In the manufacturing method of the package structure of the compound semiconductor element, the material of the conductive film layer is indium tin oxide, indium zinc oxide, indium gallium oxide or indium tungsten oxide.
在化合物光电元件的封装结构的制造方法中,还包含在透明封胶材料外包覆反射层。In the manufacturing method of the encapsulation structure of the compound photoelectric element, it also includes wrapping a reflective layer on the outside of the transparent sealing material.
本发明还公开一种化合物半导体元件的封装结构,其包含薄型衬底、晶粒及透明封胶材料。该薄型衬底包含上导电膜层、具有多个开口的绝缘膜层及下导电膜层,其中该绝缘膜层夹设在该上导电膜层及该下导电膜层之间。该晶粒固定于该上导电膜层,且该透明封胶材料覆盖于该上导电膜层及该晶粒。The invention also discloses a packaging structure of a compound semiconductor element, which includes a thin substrate, a crystal grain and a transparent sealing material. The thin substrate includes an upper conductive film layer, an insulating film layer with multiple openings and a lower conductive film layer, wherein the insulating film layer is sandwiched between the upper conductive film layer and the lower conductive film layer. The crystal grain is fixed on the upper conductive film layer, and the transparent sealing material covers the upper conductive film layer and the crystal grain.
该上导电膜层及该下导电膜层分别包括N型电极及P型电极,该上导电膜层的N型电极及该下导电膜层的N型电极通过该多个开口而接触,又该上导电膜层的P型电极及该下导电膜层的P型电极通过该多个开口而接触。The upper conductive film layer and the lower conductive film layer respectively include an N-type electrode and a P-type electrode, and the N-type electrode of the upper conductive film layer and the N-type electrode of the lower conductive film layer are in contact through the plurality of openings, and the The P-type electrodes of the upper conductive film layer and the P-type electrodes of the lower conductive film layer are in contact through the plurality of openings.
在化合物半导体元件的封装结构中,该绝缘膜层的厚度为0.01mm~0.1mm。In the packaging structure of the compound semiconductor element, the thickness of the insulating film layer is 0.01mm-0.1mm.
该绝缘膜层的厚度较佳地为0.01mm~0.1mm,其材料为聚亚酰胺、聚乙烯(PV)、聚碳酸酯(PC)、聚氯乙烯(PVC)、聚甲基丙烯酸甲酯(PMMA)、压克力。The thickness of this insulating film layer is preferably 0.01mm~0.1mm, and its material is polyimide, polyethylene (PV), polycarbonate (PC), polyvinyl chloride (PVC), polymethyl methacrylate ( PMMA), acrylic.
在化合物半导体元件的封装结构中,还包含至少一个金属导线,该金属导线电性连接该晶粒与该上导电膜层。In the packaging structure of the compound semiconductor device, at least one metal wire is further included, and the metal wire is electrically connected to the crystal grain and the upper conductive film layer.
在化合物半导体元件的封装结构中,还包含多个凸块,该多个凸块电性连接该晶粒与该上导电膜层。In the packaging structure of the compound semiconductor device, a plurality of bumps are also included, and the plurality of bumps are electrically connected to the crystal grain and the upper conductive film layer.
在化合物半导体元件的封装结构中,还包含在透明封胶材料外包覆反射层。In the encapsulation structure of the compound semiconductor element, a reflective layer is also coated on the outside of the transparent sealing material.
本发明还公开一种化合物半导体元件封装结构的制造方法,包含下列步骤:先提供具有多个开口的绝缘膜层;分别形成上导电膜层和下导电膜层于该绝缘膜层的两个表面,其中该上导电膜层和该下导电膜层通过该多个开口而相互接触;固定晶粒于该上导电膜层;以覆盖透明封胶材料于该上导电膜层及该晶粒上。The present invention also discloses a manufacturing method of a compound semiconductor element packaging structure, comprising the following steps: firstly provide an insulating film layer with a plurality of openings; respectively form an upper conductive film layer and a lower conductive film layer on the two surfaces of the insulating film layer , wherein the upper conductive film layer and the lower conductive film layer are in contact with each other through the plurality of openings; the crystal grain is fixed on the upper conductive film layer; and the transparent sealing material is covered on the upper conductive film layer and the crystal grain.
本发明还包含形成该绝缘膜层于板材上以及于该绝缘膜层上形成该多个开口的两步骤。The present invention also includes two steps of forming the insulating film layer on the board and forming the plurality of openings on the insulating film layer.
该绝缘膜层通过涂布、浸润或溶胶凝胶的方式于该板材上成型一个薄膜。The insulating film layer is formed into a thin film on the board by means of coating, soaking or sol-gel.
该多个开口利用机械钻孔、激光钻孔或电浆蚀刻形成于该绝缘膜层。The plurality of openings are formed on the insulating film layer by mechanical drilling, laser drilling or plasma etching.
该上导电膜层和该下导电膜层通过电镀、印刷或铜箔压合的方式而形成于该绝缘膜层的表面。The upper conductive film layer and the lower conductive film layer are formed on the surface of the insulating film layer by means of electroplating, printing or copper foil pressing.
在化合物半导体元件封装结构的制造方法中,该上导电膜层及该下导电膜层分别包括N型电极及P型电极,该上导电膜层的N型电极及该下导电膜层的N型电极通过该多个开口而接触,又该上导电膜层的P型电极及该下导电膜层的P型电极通过该多个开口而接触。In the manufacturing method of the compound semiconductor element packaging structure, the upper conductive film layer and the lower conductive film layer respectively include an N-type electrode and a P-type electrode, and the N-type electrode of the upper conductive film layer and the N-type electrode of the lower conductive film layer The electrodes are in contact through the multiple openings, and the P-type electrodes of the upper conductive film layer and the P-type electrodes of the lower conductive film layer are in contact with each other through the multiple openings.
在化合物半导体元件封装结构的制造方法中,其还包含利用焊线技术并通过多个金属导线使该晶粒与该上导电膜层电性连接的步骤。In the manufacturing method of the package structure of the compound semiconductor device, it also includes the step of electrically connecting the crystal grain and the upper conductive film layer through a plurality of metal wires by using wire bonding technology.
在化合物半导体元件封装结构的制造方法中,其还包括利用倒装芯片技术并通过多个凸块使该晶粒与该上导电膜层电性连接的步骤。In the manufacturing method of the package structure of the compound semiconductor device, it also includes the step of electrically connecting the crystal grain and the upper conductive film layer by using the flip-chip technology through a plurality of bumps.
在化合物半导体元件的封装结构的制造方法中,还包含在透明封胶材料外包覆反射层。In the manufacturing method of the packaging structure of the compound semiconductor element, it also includes covering the reflective layer on the outside of the transparent sealing material.
本发明还公开一种化合物半导体元件的封装结构,其包含薄型基板,具有第一电极与第二电极;化合物半导体晶粒,位于该薄型基板上;将该半导体晶粒固接于该薄型基板的方法;以及透明胶材包覆该半导体晶粒。The invention also discloses a packaging structure of a compound semiconductor element, which comprises a thin substrate with a first electrode and a second electrode; a compound semiconductor crystal grain located on the thin substrate; method; and the transparent adhesive material covers the semiconductor crystal grain.
该薄型基板可为具有图案的导电薄膜或是复合基板,且该复合基板包含具有图案的第一导电层、具有多个透孔的绝缘薄膜以及具有图案的第二导电层。The thin substrate can be a conductive film with a pattern or a composite substrate, and the composite substrate includes a first conductive layer with a pattern, an insulating film with a plurality of through holes, and a second conductive layer with a pattern.
该半导体晶粒可为发光二极体晶粒、激光二极管或光感测晶粒。The semiconductor die can be a light-emitting diode die, a laser diode or a light-sensing die.
该将该半导体晶粒固接于该薄膜型基板的方法包含以打线接合或是倒装芯片接合方式将该半导体晶粒电性连接到该薄膜型基板。该半导体晶粒在打线接合时可以用固晶胶或是以共晶接合方式固定于该薄膜型基板。The method for affixing the semiconductor crystal grain to the film-type substrate includes electrically connecting the semiconductor crystal grain to the film-type substrate by wire bonding or flip-chip bonding. The semiconductor crystal grains can be fixed on the thin-film substrate by using crystal bonding glue or by eutectic bonding during wire bonding.
还包含光转换材料混合在该透明胶材内,其中该光转换材料可为荧光粉,且该透明胶材可为环氧树脂(epoxy)或是硅氧烷(silicone)。It also includes light conversion material mixed in the transparent adhesive material, wherein the light conversion material can be fluorescent powder, and the transparent adhesive material can be epoxy resin (epoxy) or silicone (silicone).
还包含在透明封胶材料外包覆反射层。It also includes covering the reflective layer on the outside of the transparent sealing material.
本发明还揭示种化合物半导体元件封装结构的制造方法,包含下列步骤:提供薄膜型基板,其具有第一电极以及第二电极;将半导体晶粒固接于该薄膜型基板上,使得该半导体晶粒的正极电性连接到该第一电极,而该半导体晶粒的负极电性连接到该第二电极;以及将透明胶材包覆该半导体晶粒。The present invention also discloses a manufacturing method of a compound semiconductor element packaging structure, which includes the following steps: providing a thin-film substrate having a first electrode and a second electrode; The positive electrode of the particle is electrically connected to the first electrode, and the negative electrode of the semiconductor crystal grain is electrically connected to the second electrode; and the semiconductor crystal grain is covered with a transparent adhesive material.
该具有图案的导电薄膜在暂用基板上形成具有图案的导电薄膜,并且在该透明胶材包覆该半导体晶粒之后移除该暂用基板。The patterned conductive film forms a patterned conductive film on a temporary substrate, and the temporary substrate is removed after the transparent adhesive material wraps the semiconductor crystal grain.
该导电膜层以印刷、网印、电铸、化镀或溅镀而形成于该暂用基板,而该暂用基板通过弯折、分离、蚀刻、激光切割或研磨的方式而移除。The conductive film layer is formed on the temporary substrate by printing, screen printing, electroforming, electroless plating or sputtering, and the temporary substrate is removed by bending, separating, etching, laser cutting or grinding.
该复合基板包含第一具有图案的导电层、具有多个透孔的绝缘薄膜以及第二具有图案的导电层。The composite substrate includes a first patterned conductive layer, an insulating film with a plurality of through holes and a second patterned conductive layer.
上述复合基板形成方法包含:提供该具有多个透孔的绝缘薄膜;将该具有图案的第一导电层与该具有图案的第二导电层施加于该具有多个透孔的绝缘薄膜的相对两面,使得该具有图案的第一导电层与该具有图案的第二导电层之间通过该多个透孔电性连接。The method for forming the composite substrate includes: providing the insulating film with a plurality of through holes; applying the first conductive layer with a pattern and the second conductive layer with a pattern on opposite sides of the insulating film with a plurality of through holes , so that the patterned first conductive layer is electrically connected to the patterned second conductive layer through the plurality of through holes.
在化合物半导体元件封装结构的制造方法中,该半导体晶粒可为发光二极管晶粒、激光二极管或是光感测晶粒。In the manufacturing method of the package structure of the compound semiconductor device, the semiconductor die can be a light-emitting diode die, a laser diode or a light-sensing die.
在半导体元件封装结构的制造方法中,该将该半导体晶粒固接于该薄膜型衬底的步骤包含以打线接合或是倒装芯片接合方式将该半导体晶粒电性连接到该薄膜型衬底。In the manufacturing method of the semiconductor element packaging structure, the step of affixing the semiconductor crystal grain to the film-type substrate includes electrically connecting the semiconductor crystal grain to the film-type substrate by wire bonding or flip-chip bonding. substrate.
在半导体元件封装结构的制造方法中,该半导体晶粒在打线接合时可以用固晶胶或是以共晶接合方式固定于该薄膜型衬底。In the manufacturing method of the packaging structure of the semiconductor element, the semiconductor crystal grain can be fixed on the thin-film substrate by using die-bonding glue or by eutectic bonding during wire bonding.
在半导体元件封装结构的制造方法中,还包含光转换材料混合在该透明胶材内,其中该光转换材料可为荧光粉。In the manufacturing method of the packaging structure of the semiconductor element, it also includes mixing a light conversion material in the transparent glue, wherein the light conversion material can be fluorescent powder.
在半导体元件封装结构的制造方法中,该透明胶材可为环氧树脂或是硅氧烷。In the manufacturing method of the packaging structure of the semiconductor element, the transparent adhesive material can be epoxy resin or silicone.
在半导体元件封装结构的制造方法中,还包含在该透明封胶材料外包覆反射层。In the manufacturing method of the packaging structure of the semiconductor element, it also includes covering the reflective layer on the outside of the transparent sealing material.
附图说明 Description of drawings
图1是公知表面安装(SMD)类型的发光二极管元件的剖面示意图;1 is a schematic cross-sectional view of a known surface mount (SMD) type light emitting diode element;
图2(a)~图2(f)是本发明化合物半导体元件封装结构的制造方法的步骤示意图;Fig. 2 (a) ~ Fig. 2 (f) are the step schematic diagrams of the manufacturing method of the compound semiconductor element packaging structure of the present invention;
图3(a)及图3(b)是本发明另两个实施例的化合物半导体元件封装结构的剖视图及上视图;Fig. 3 (a) and Fig. 3 (b) are the cross-sectional view and the top view of the compound semiconductor device package structure of two other embodiments of the present invention;
图4本发明超薄型衬底的各层分解图;Fig. 4 is an exploded view of each layer of the ultra-thin substrate of the present invention;
图5本发明超薄型衬底的剖视图;Figure 5 is a sectional view of the ultra-thin substrate of the present invention;
图6(a)~图6(b)是本发明另两个实施例的化合物半导体元件封装结构的剖视图;以及Fig. 6 (a) ~ Fig. 6 (b) are the sectional views of the package structure of the compound semiconductor element of two other embodiments of the present invention; And
图7是本发明另一个实施例的化合物半导体元件封装结构的上视图。FIG. 7 is a top view of a package structure of a compound semiconductor device according to another embodiment of the present invention.
其中,附图标记说明如下:Wherein, the reference signs are explained as follows:
10发光二极管元件 11介电材料层10 Light-emitting diode element 11 Dielectric material layer
12晶粒 13衬底12 Die 13 Substrate
13aP型导电铜箔 13bN型导电铜箔13aP type conductive copper foil 13bN type conductive copper foil
13c绝缘层 14透明封胶材料13c insulating layer 14 transparent sealing material
15金属导线 20化合物半导体元件15
21衬底 22导电膜层21
23晶粒 24固晶胶23
25金属导线 26透明封胶材料25
27荧光体 28反光层27
30化合物半导体元件 32导电膜层30
33晶粒 35、75凸块33
36透明封胶材料 38反光层36
40衬底 41上导电膜层40
42绝缘膜层 43下导电膜层42
20′、30′、60、60′、70化合物半导体元件20', 30', 60, 60', 70 compound semiconductor components
63、63′、73晶粒 64固晶胶63, 63', 73
65、65′金属导线 66透明封胶材料65, 65'
67荧光体 211第一表面67 phosphors 211 first surface
212第二表面 221N型电极212 second surface 221N type electrode
222P型电极 223第一表面222P type electrode 223 first surface
224第二表面 321N型电极224 second surface 321N type electrode
322P型电极 323第一表面
324第二表面 411P型电极324 second surface 411P type electrode
412N型电极 421薄膜
422开口 431P型电极422 opening 431P type electrode
432N型电极432N type electrode
具体实施方式 Detailed ways
图2(a)~2(e)是本发明化合物半导体元件封装结构的制造方法的步骤示意图。如图2(a)所示,暂用衬底21具有第一表面211与第二表面212,在图中第一表面211是上表面,而第二表面212是下表面。暂用衬底21可以由金属材料、陶瓷材料或高分子材料所制成,其第一表面211上有以印刷(printing)、网印(screening)、电铸(electroform)、化镀(无电解电镀)或溅镀(sputter)形成一具图案的导电膜层22。导电膜层22可以是银、镍、铜、锡、铝或前述金属材料的合金,或者是铟锡氧化物(ITO)、铟锌氧化物(IZO)、铟镓氧化物(IGO)及铟钨氧化物(IWO)等透明导电材料,并包括N型电极221及P型电极222,或更多独立区域的接点图案。2(a) to 2(e) are schematic diagrams of the steps of the manufacturing method of the compound semiconductor element packaging structure of the present invention. As shown in FIG. 2( a ), the
如图2(b)~2(c)所示,通过固晶胶24将一化合物半导体晶粒23固定在N型电极221上,再利用焊线或是称为打线接合(wire-bonding)技术并以金属导线25完成晶粒23、N型电极221及P型电极222间的电性连接。也可通过共晶接合(eutectic bonding)将晶粒23固定在N型电极221上,从而取代固晶胶24的使用。接着覆盖透明封胶材料26在晶粒23、N型电极221、P型电极222及金属导线25上,例如:环氧树脂(epoxy)或硅胶(silicone;又称硅氧烷),该透明封胶材料26可混入荧光体27,借此可以被激发而产生二次光线,并和晶粒23产生的一次光线混合而形成白光或是其他种多波长的电磁辐射。混入的荧光体27的材料可为钇铝石榴石(YAG),铽铝石榴石(TAG),硅酸盐族系(silicate),氮化物为主(nitride-based)等不同的荧光体。透明封胶材料26可以通过转移成型(transfer-molding)或是注入成型(inject-molding)等方式覆盖在晶粒23上。As shown in Figures 2(b) to 2(c), a compound
当该透明封胶材料26硬化后,可以通过弯折、分离、蚀刻、激光切割或研磨将衬底21移除,以致导电膜层22的第二表面224在透明封胶材料26露出,至此化合物半导体元件20的封装结构便已完成,如图2(e)所示。且导电膜层22的第二表面224相对于第一表面223,该第一表面223仍被透明封胶材料26所覆盖。After the
为使半导体晶粒23可集中从透明封胶材料26的上表面射出,可在透明封胶材料26四周披覆反光层28,如图2(f)所示。化合物半导体元件20′中晶粒23发出的光线会被反光层28反射而导向该晶粒23电路表面的上方,然后穿透出透明封胶材料26而射出到外部。反光层28的材料可为不透明的胶材包含高反射系数的材料,例如二氧化钛。In order to allow the
由N型电极221及P型电极222的第二表面224露出透明封胶材料26外,因此可以作为表面安装的外部接点。另一方面,晶粒23产生的热量直接通过很薄且导热好的导电膜层22,因此可增加封装结构的散热效率。相比较于公知技术,本发明化合物半导体元件20不需要整个印刷电路板当成封装结构的一部份,所以厚度可以降到0.2mm~0.15mm。在本实施例中,晶粒23可为发光二极管,激光二极管,或是光电池(photocell)。The second surfaces 224 of the N-
图3(a)是本发明另一实施例的化合物半导体元件封装结构的剖视图。化合物半导体元件30包含具有图案的导电膜层32、晶粒33及透明封胶材料36。该晶粒33倒装芯片固定于导电膜层32的第一表面323上,并通过多个凸块35分别和N型电极321及P型电极322电性相连。透明封胶材料36覆盖在导电膜层32的第一表面323及晶粒33上,且导电膜层32的第二表面324露出于透明封胶材料36。FIG. 3( a ) is a cross-sectional view of a package structure of a compound semiconductor device according to another embodiment of the present invention. The
为使晶粒33可集中自透明封胶材料36的上表面射出,可在透明封胶材料36的四周披覆反光层38,如图3(b)所示。化合物半导体元件30′中晶粒33发出的光线会被反光层38反射而导向该晶粒33电路表面的上方,然后穿透出透明封胶材料36而射出到外部。在本实施例中,晶粒33可为发光二极管,激光二极管,或是光电池(photocell)。In order to allow the
图4是本发明超薄型衬底的各层分解图,及图5是本发明超薄型衬底的剖视图。超薄型衬底40包含上导电膜层41、绝缘膜层42及下导电膜层43,上导电膜层41的N型电极412会通过绝缘膜层42上多个开口422和下导电膜层43的N型电极432接触,如图5所示。相同地,上导电膜层41的P型电极411也会通过绝缘膜层42上多个开口422和下导电膜层43的P型电极431接触。由于绝缘膜层42的厚度约0.01~0.1mm,因此上导电膜层41和下导电膜层43很容易通过开口422而相互接触。绝缘膜层42可以是一聚亚酰胺、聚乙烯(PV)、聚碳酸酯(PC)、聚氯乙烯(PVC)、聚甲基丙烯酸甲酯(PMMA)、压克力制成的薄膜421,该聚亚酰胺材料先通过涂布、浸润(dipping)或溶胶凝胶的方式在板材上成型为薄膜421,再利用机械钻孔、激光钻孔或电浆蚀刻将直径约0.1mm的开口42形成在薄膜421上。上导电膜层41和下导电膜层43通过电镀、印刷或铜箔压合而形成。另外,上导电膜层41和下导电膜层43通过多个开口422可以很容易将热相互传递。FIG. 4 is an exploded view of various layers of the ultra-thin substrate of the present invention, and FIG. 5 is a cross-sectional view of the ultra-thin substrate of the present invention. The
图6(a)~6(b)是本发明另两实施例的化合物半导体元件封装结构的剖视图。化合物半导体元件60包含衬底40、晶粒63、金属导线65及透明封胶材料66。该晶粒63通过导电性佳的固晶胶64或是利用共晶制程固定在衬底40表面,其背面就是N型基材而能经由固晶胶64与N型电极412电性相连。另外,如图6(b)所示,化合物半导体元件60′中晶粒63′的基材为非导体的材料,例如:蓝宝石基材,因此需要两个金属导线65′分别连接晶粒63′及N型电极412与P型电极411。该透明封胶材料66可混入荧光体67,藉此可以被激发而产生二次光线,并和晶粒63′产生的一次光线混合而形成白光或是其他种多波长的电磁辐射。混入的荧光体67的材料可为钇铝石榴石(YAG),铽铝石榴石(TAG),硅酸盐族系(silicate),氮化物为主(nitride-based)等不同的荧光体。在本实施例中,晶粒63可为发光二极管,激光二极管,或是光电池(photocell)。透明封胶材料66可以通过转移成型(transfer-molding)或是注入成型(inject-molding)等方式覆盖在晶粒63上。6( a ) to 6 ( b ) are cross-sectional views of compound semiconductor device packaging structures according to other two embodiments of the present invention. The
图7是本发明另一实施例的化合物半导体元件封装结构的剖视图。化合物半导体元件70包含衬底40、晶粒73及透明封胶材料66。该晶粒33是倒装芯片固定在衬底40上,并通过多个凸块75分别和N型电极412与P型电极411电性相连。在本实施例中,晶粒73可为发光二极管,激光二极管,或是光电池(photocell)。在图6与图7的两个实施例中,都可以使用反射层增加出光的亮度。FIG. 7 is a cross-sectional view of a package structure of a compound semiconductor device according to another embodiment of the present invention. The
本发明的技术内容及技术特点已公开如上,然而本领域一般技术人员仍可能基于本发明的提示及公开而作种种不背离本发明精神的替换及修改。因此,本发明的保护范围应不限于实施例所公开的范围,而应包括各种不背离本发明的替换及修改,并为所述的权利要求所涵盖。The technical content and technical features of the present invention have been disclosed above, but those skilled in the art may still make various replacements and modifications based on the hints and disclosures of the present invention without departing from the spirit of the present invention. Therefore, the protection scope of the present invention should not be limited to the scope disclosed in the embodiments, but should include various replacements and modifications that do not depart from the present invention, and are covered by the claims.
Claims (14)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810133910.1A CN101630668B (en) | 2008-07-15 | 2008-07-15 | Compound semiconductor element, packaging structure of optoelectronic element and manufacturing method of optoelectronic element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810133910.1A CN101630668B (en) | 2008-07-15 | 2008-07-15 | Compound semiconductor element, packaging structure of optoelectronic element and manufacturing method of optoelectronic element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101630668A true CN101630668A (en) | 2010-01-20 |
| CN101630668B CN101630668B (en) | 2011-09-28 |
Family
ID=41575709
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810133910.1A Active CN101630668B (en) | 2008-07-15 | 2008-07-15 | Compound semiconductor element, packaging structure of optoelectronic element and manufacturing method of optoelectronic element |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101630668B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102332522A (en) * | 2010-07-15 | 2012-01-25 | 展晶科技(深圳)有限公司 | Light-emitting diode packaging structure and packaging method |
| CN102339925A (en) * | 2010-07-22 | 2012-02-01 | 展晶科技(深圳)有限公司 | Light-emitting element packaging method |
| CN102610586A (en) * | 2011-01-19 | 2012-07-25 | 旭德科技股份有限公司 | Package carrier |
| CN102832321A (en) * | 2012-08-29 | 2012-12-19 | 苏州金科信汇光电科技有限公司 | Surface-mounted laser packaging structure |
| CN102931162A (en) * | 2011-08-10 | 2013-02-13 | 群丰科技股份有限公司 | Packaging structure and manufacturing method thereof |
| CN104362510A (en) * | 2014-11-10 | 2015-02-18 | 李德龙 | VCSEL array packaging structure based on optical encapsulation process and high-power VCSEL laser device of VCSEL array packaging structure |
| CN109244025A (en) * | 2017-07-10 | 2019-01-18 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacturing method and semiconductor devices of semiconductor devices |
| CN109935664A (en) * | 2017-12-19 | 2019-06-25 | 优显科技股份有限公司 | Opto-semiconductor stamp, method for manufacturing the same, and opto-semiconductor device |
| US10568690B2 (en) | 2014-11-10 | 2020-02-25 | Sanhe Laserconn Tech Co., Ltd. | High power VCSEL laser treatment device with skin cooling function and packaging structure thereof |
| WO2020107164A1 (en) * | 2018-11-26 | 2020-06-04 | 深圳市大疆创新科技有限公司 | Laser diode packaging module, distance measurement apparatus, and electronic device |
| CN117119708A (en) * | 2023-09-07 | 2023-11-24 | 泗阳群鑫电子有限公司 | Method for manufacturing surface-mounted diode, capacitor and resistor by using circuit board as carrier |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103824929B (en) * | 2014-03-24 | 2016-09-21 | 武汉和光照明科技有限公司 | Make the formula of light-transmitting substrate, light-transmitting substrate, LED light module and lamp |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008147512A (en) * | 2006-12-12 | 2008-06-26 | Sanyo Electric Co Ltd | Light-emitting device and manufacturing method thereof |
-
2008
- 2008-07-15 CN CN200810133910.1A patent/CN101630668B/en active Active
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102332522A (en) * | 2010-07-15 | 2012-01-25 | 展晶科技(深圳)有限公司 | Light-emitting diode packaging structure and packaging method |
| CN102339925A (en) * | 2010-07-22 | 2012-02-01 | 展晶科技(深圳)有限公司 | Light-emitting element packaging method |
| CN102610586A (en) * | 2011-01-19 | 2012-07-25 | 旭德科技股份有限公司 | Package carrier |
| CN102931162A (en) * | 2011-08-10 | 2013-02-13 | 群丰科技股份有限公司 | Packaging structure and manufacturing method thereof |
| CN102832321A (en) * | 2012-08-29 | 2012-12-19 | 苏州金科信汇光电科技有限公司 | Surface-mounted laser packaging structure |
| CN104362510A (en) * | 2014-11-10 | 2015-02-18 | 李德龙 | VCSEL array packaging structure based on optical encapsulation process and high-power VCSEL laser device of VCSEL array packaging structure |
| US10568690B2 (en) | 2014-11-10 | 2020-02-25 | Sanhe Laserconn Tech Co., Ltd. | High power VCSEL laser treatment device with skin cooling function and packaging structure thereof |
| CN109244025A (en) * | 2017-07-10 | 2019-01-18 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacturing method and semiconductor devices of semiconductor devices |
| CN109935664A (en) * | 2017-12-19 | 2019-06-25 | 优显科技股份有限公司 | Opto-semiconductor stamp, method for manufacturing the same, and opto-semiconductor device |
| CN109935664B (en) * | 2017-12-19 | 2021-07-09 | 优显科技股份有限公司 | Opto-semiconductor stamp, method for manufacturing the same, and opto-semiconductor device |
| WO2020107164A1 (en) * | 2018-11-26 | 2020-06-04 | 深圳市大疆创新科技有限公司 | Laser diode packaging module, distance measurement apparatus, and electronic device |
| CN117119708A (en) * | 2023-09-07 | 2023-11-24 | 泗阳群鑫电子有限公司 | Method for manufacturing surface-mounted diode, capacitor and resistor by using circuit board as carrier |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101630668B (en) | 2011-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101630668A (en) | Encapsulation structure of compound semiconductor element and photoelectric element and manufacturing method thereof | |
| US20090022198A1 (en) | Package structure of compound semiconductor device and fabricating method thereof | |
| JP5869080B2 (en) | Light emitting element | |
| JP5906038B2 (en) | Light emitting element | |
| JP5782332B2 (en) | Light emitting element | |
| US8298861B2 (en) | Package structure of compound semiconductor device and fabricating method thereof | |
| TWI420695B (en) | Package module structure of compound semiconductor component and manufacturing method thereof | |
| KR20120002916A (en) | LED module, LED package and wiring board and manufacturing method thereof | |
| CN103325776A (en) | Light emitting device | |
| JP2007096320A (en) | Light emitting device | |
| CN101728370B (en) | Encapsulation modular structure of compound semiconductor elements and manufacturing method thereof | |
| CN101777549B (en) | Packaging module structure of compound semiconductor elements and production method thereof | |
| KR20120014416A (en) | Light emitting device and lighting system having same | |
| CN101546737B (en) | Package structure of compound semiconductor component and manufacturing method thereof | |
| CN102005510A (en) | Method for manufacturing light-emitting diode components | |
| TWI573299B (en) | Compound semiconductor device package module structure and fabricating method thereof | |
| KR101125437B1 (en) | Light emitting device and lighing system | |
| CN211529967U (en) | LED flash lamp | |
| KR101456921B1 (en) | LED Package and LED Light Source Module using Ceramic PCB, and Manufacturing method | |
| TWI254466B (en) | Substrate structure of LED module | |
| TWI544664B (en) | Light-emitting package structure and method of fabricating the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: RONGCHUANG ENERGY TECHNOLOGY CO., LTD. Owner name: ZHANJING TECHNOLOGY (SHENZHEN) CO., LTD. Free format text: FORMER OWNER: ADVANCED DEVELOPMENT PHOTOELECTRIC CO., LTD. Effective date: 20101117 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: HSINCHU COUNTY, TAIWAN PROVINCE, CHINA TO: NO. 2, E. RING ROAD 2, INDUSTRY ZONE 10, YOUSONG, LONGHUA SUBDISTRICT OFFICE, BAO'AN DISTRICT, SHENZHEN CITY, GUANGDONG PROVINCE |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20101117 Address after: No. two, No. 2, East Ring Road, Pinus tabulaeformis Industrial Zone, Longhua, Baoan District, Shenzhen, Guangdong, Applicant after: ZHANJING Technology (Shenzhen) Co.,Ltd. Co-applicant after: Advanced Optoelectronic Technology Inc. Address before: Hsinchu County, Taiwan, China Applicant before: Advanced Development Optoelectronics Co.,Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20201104 Address after: No.88, Liaohe West Road, Pizhou Economic Development Zone, Xuzhou City, Jiangsu Province Patentee after: SU Normal University Semiconductor Materials and Equipment Research Institute (Pizhou) Co.,Ltd. Address before: No. two, No. 2, East Ring Road, Pinus tabulaeformis Industrial Zone, Longhua, Baoan District, Shenzhen, Guangdong, Patentee before: ZHANJING Technology (Shenzhen) Co.,Ltd. Patentee before: Advanced Optoelectronic Technology Inc. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220512 Address after: 221300 506, block B, electronic industrial park, Pizhou Economic Development Zone, Xuzhou City, Jiangsu Province Patentee after: Xuzhou Bochuang Construction Development Group Co.,Ltd. Address before: No.88 Liaohe West Road, Pizhou Economic Development Zone, Xuzhou City, Jiangsu Province Patentee before: SU Normal University Semiconductor Materials and Equipment Research Institute (Pizhou) Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 221300 506, block B, electronic industrial park, Pizhou Economic Development Zone, Xuzhou City, Jiangsu Province Patentee after: Xuzhou Botou Industrial Development Group Co.,Ltd. Country or region after: China Address before: 506, Building B, Electronic Industry Park, Pizhou Economic Development Zone, Xuzhou City, Jiangsu Province Patentee before: Xuzhou Bochuang Construction Development Group Co.,Ltd. Country or region before: China |