[go: up one dir, main page]

CN101958861B - Virtual image inhibiting method and circuit - Google Patents

Virtual image inhibiting method and circuit Download PDF

Info

Publication number
CN101958861B
CN101958861B CN 201010288505 CN201010288505A CN101958861B CN 101958861 B CN101958861 B CN 101958861B CN 201010288505 CN201010288505 CN 201010288505 CN 201010288505 A CN201010288505 A CN 201010288505A CN 101958861 B CN101958861 B CN 101958861B
Authority
CN
China
Prior art keywords
virtual image
frequency
signal
input signal
response filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201010288505
Other languages
Chinese (zh)
Other versions
CN101958861A (en
Inventor
何程明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TIANJING YIRONG TECHNOLOGY Co Ltd
Original Assignee
何伟
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 何伟 filed Critical 何伟
Priority to CN 201010288505 priority Critical patent/CN101958861B/en
Publication of CN101958861A publication Critical patent/CN101958861A/en
Application granted granted Critical
Publication of CN101958861B publication Critical patent/CN101958861B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Image Processing (AREA)

Abstract

The invention discloses a virtual image inhibiting method. Based on N-1-order finite impact response filter, a frequency-irrelevant virtual image correction algorithm and a coordinate rotating digital computing method are adopted, and the computing capacity of a system on chip is combined to inhibit virtual images of input signals. The method is characterized by comprising the following steps of: selecting N frequency points fi in the frequency band of an input signal, and generating a sinusoidal waveform corresponding to each frequency point fi one by one by adopting the coordinate rotating digital computing method; mixing and filtering the series of sinusoidal waveforms obtained with the input signal one by one, traversing the N frequency points fi, obtaining a set of two mixed paths of amplitude difference and phase difference, and inputting into the system on chip, solving an equation set that the set is associated with the N-1-order finite impact response filter to obtain N coefficient sets, and correcting the output two paths of amplitude difference and phase difference to inhibit virtual images through a method for assigning the N-1-order finite impact response filter.

Description

A kind of virtual image inhibition method and circuit thereof
Technical field
The present invention relates to a kind of signal processing method, relate in particular to the method for virtual image inhibition filtering in a kind of complex signal processing mode and realize circuit, reach under the situation of not interrupting the normal signal processing quadrature network that the adaptively correcting coupling changes with minimum hardware spending.
Background technology
In the Modern Communication System, receiver is the core of most critical.From intermediate frequency output, receiver mainly comprises the different structure that is applicable to real signal processing mode and complex signal processing dual mode.Handle from real signal, its receiver structure receives the local frequency of signal: f as shown in Figure 1 LO=f RF+ f IF, virtual image frequency: f IMG=f RF+ 2f IFThis tradition real signal processor can't distinguishing signal and the virtual image (as shown in Figure 2), generally can only rely on frequency management or radio-frequency filter to help reduce virtual image composition.
So-called frequency management, namely IF-FRE is set by wireless frequency administrative department, and when RF had signal to be selected, RF+2IF frequency place signal strength signal intensity will be lower than particular value (as shown in Figure 3) simultaneously; And utilize the characteristic of radio-frequency filter, and adopting the band pass filter of tool trap function, it is logical that frequency range to be selected is included into band, and virtual image frequency range is included into band resistance (as shown in Figure 4).Yet even so, the inhibition of virtual image signal still reaches the target in people's expectation far away.
Along with the quick application of economic development and radio communication, frequency range becomes one of commodity of most worthy.The radio band of 1 megahertz can be sold several hundred million and even billions of prices, and therefore, radio band is more and more crowded.In face of billions of profits, national wireless frequency administrative department has abandoned " frequency management " way that employing " arranges the forbidden band for frequency range to be selected ".Therefore, the receiver architecture that adopts real signal to handle must adopt and contain " radio frequency band filter of trap function " way.It is low-cost integrated that yet this method is not easy to realize.Especially variable in frequency range to be selected, under the variable situation of IF-FRE, this way almost can't realize reducing the function of virtual image signal strength signal intensity.
Can't differentiate the problem of signal to be selected and the virtual image in order to solve real signal processing receiver architecture, scientist and Electronics Engineers have invented the quadrature mixing receiver architecture of handling based on complex signal (as shown in Figure 5).From shown in the figure as seen, it needs two mutually orthogonal local oscillators (90 ° of phase differences)
LO q=cos(2πf LOt),LO i=sin(2πf LOt)
MF i = cos ( 2 π f LO t ) cos ( 2 π f RF t ) = 1 2 [ cos 2 π ( f LO - f RF ) t + cos 2 π ( f LO + f RF ) t ]
MF q = sin ( 2 π f LO t ) cos ( 2 π f RF t ) = 1 2 [ sin 2 π ( f LO - f RF ) t + sin 2 π ( f LO + f RF ) t ]
IF i = 1 2 cos 2 π ( f LO - f RF ) t
IF q = 1 2 sin 2 π ( f LO - f RF ) t
Intermediate-freuqncy signal is thus: IF i + jIF q = 1 2 e j 2 π ( f LO - f RF ) t , S IF = 1 2 e j 2 π f IF t
And the intermediate-freuqncy signal that the virtual image produces is: IMG IF = 1 2 e - j 2 π f IF t
When intermediate frequency signal and the virtual image by behind the complex signal filter as shown in Figure 6, the virtual image frequency range of negative frequency will be by filtering (gain be 1/B), the signal of positive frequency then is exaggerated (gain is A).The characterisitic parameter A of this filter and B have determined the virtual image of this receiver to suppress ability, i.e. virtual image rejection ratio IRR=A/B.This is one of most important parameter in the design of complex signal receiver, and virtual image rejection ratio is more big, and is more strong to the antijamming capability of virtual image signal.Under the situation that does not increase overhead, virtual image rejection ratio is the bigger the better.
Virtual image rejects trap has dual mode in circuit is realized, a kind of employing analog mode, the Simulating Multiphase position complex signal filter that namely adopts resistance-capacitance network to realize; Another adopts the Digital Signal Processing mode, and the complex signal filter is realized by digital filter.
Adopt Simulating Multiphase position complex filter as shown in Figure 7, virtual image rejection ratio depends on this filter characteristic fully.And the virtual image rejection ratio of this Simulating Multiphase position filter depends on the matching properties of resistance capacitance.In integrated circuit was made, matching capacity generally was no more than 50dB, so virtual image inhibition ability can not surpass 60dB yet.In addition, simulation complex signal filter needs a lot of resistance capacitances, if IF-FRE is very low, will need very big resistance or electric capacity, increase chip area on the one hand, on the one hand also may increase system power dissipation in addition, be unfavorable for adopting different process simultaneously, and these all to be the designer be unwilling to see.
Adopt the Digital Signal Processing mode to realize that the complex signal filter function can solve the variety of issue that simulation complex signal filter exists, and the quadrature two-way separately carries out digital quantization, can maximum possible eliminate the coupling of quadrature two-way, and reduce about half because the noise that frequency mixer and intermediate-frequency circuit bring, thereby improve the signal to noise ratio of system on the basis of not improving the analog circuit complexity.Yet, adopt the complex signal receiver structure of Digital Signal Processing mode as shown in Figure 8, because local oscillation signal possibly can't improve perfect orthogonal local oscillation on the one hand, there are mismatch in two-way independence intermediate frequency filtering and amplification path on the other hand, the two paths of signals of therefore so-called " quadrature " is not complete quadrature, and the gain difference of two-way, phase difference neither 90 degree.Therefore, suppress to proofread and correct if do not do the virtual image, adopt the receiver of structure shown in Figure 8, the virtual image suppresses ability generally can not surpass 60dB (the coupling requirement of at this time simulating two-way is very high, therefore needs very big area) yet.Introduce the virtual image and suppress correcting algorithm, greatly the raising system virtual image rejection ratio, perhaps reduce the coupling requirement of analog circuit, reduce chip area, reduce cost.
The existing virtual image suppresses correcting algorithm or needs very big hardware spending, or can only solve the two-way mismatch problems (thinking that namely gain and phase place difference are the constants with frequency-independent) of frequency-independent.Adopt the virtual image of frequency-independent to suppress the two-way mismatch problems that correcting algorithm comes emending frequency to be correlated with, (for example GSM of 200kHz bandwidth) is no more than in the circuit of 30dB in coupling in narrow band communication, and actual virtual image rejection ratio performance limitations is between 60-70dB; And in broadband connections in (WCDMA of 2Mhz), actual virtual image rejection ratio is limited between the 50-60dB, and in the television reception of 6-8 million bandwidth, this correcting algorithm can only guarantee the virtual image rejection ratio of 45-50dB substantially.Therefore, the virtual image of frequency-independent suppresses correcting algorithm and can't satisfy broadband connections (>70dB) requirement.
Summary of the invention
In view of the progress present situation of above-mentioned communication reception technique and the defective of existence, the objective of the invention is to propose a kind of virtual image inhibition method and circuit thereof, receiver is carried out the virtual image suppress to proofread and correct, to satisfy broadband connections (>70dB) requirement.
Purpose of the present invention will be achieved by the following technical programs:
A kind of virtual image inhibition method, based on the N-1 rank limit for length's unit impulse response filter arranged, adopt virtual image correcting algorithm and the rotation of coordinate numerical calculation method of frequency-independent, and the operational capability of coupling system level chip realizes that the virtual image of input signal suppresses, and is characterized in that: N Frequency point f in the selected input signal frequency range i, and adopt the rotation of coordinate numerical calculation method to produce corresponding each Frequency point f one by one iSinusoidal waveform; Again with a series of sinusoidal waveforms of gained one by one with input signal mixing, filtering, obtain the two-way amplitude difference of phase mixing and set and the input system level chip of phase difference after traveling through N Frequency point fi, by finding the solution the equation group that has limit for length's unit impulse response filter coefficient to be associated on described set and N-1 rank, obtaining quantity is the individual coefficient sets of N, and by the method that limit for length's unit impulse response filter assignment is arranged to described N-1 rank, proofread and correct two-way amplitude difference and the phase difference of output, suppress the virtual image.
Further, aforesaid a kind of virtual image inhibition method, wherein the process of virtual image inhibition and the normal process of input signal do not interfere with each other, and wherein this input signal is medium and low frequency signal or the intermediate-freuqncy signal of numeral.
In the above-mentioned virtual image inhibition method, the N of this input signal Frequency point f iSelect and satisfy relational expression:
{ f i}={ f 1+ (i-1) * (f 2-f 1)/N+ (f 2-f 1)/2N}, i=1,2,3 ... N adopts the rotation of coordinate numerical calculation method to produce frequency corresponding to described N Frequency point f iSinusoidal waveform.
And this set with the equation group that has limit for length's unit impulse response filter coefficient to be associated on N-1 rank is:
Figure BSA00000279021200051
Wherein limit for length's unit impulse response filter coefficient is arranged is { a in order j, j=1,2,3 ... N; The input signal frequency range is f 1~f 2And the Digital Signal Processing frequency of system level chip is f s, f s>2f 2, find the solution the coefficient { a of gained jBe used for the N-1 rank limit for length's unit impulse response filter arranged, proofread and correct two-way amplitude difference and the phase difference of output, suppress the virtual image.
Further, aforesaid a kind of virtual image inhibition method, corresponding to the different scope of input signal frequency range, this virtual image inhibition method adopts optional low-pass filtering and bandpass filtering mode to carry out.When carrying out for the mode that adopts low-pass filtering, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method only is selected N Frequency point f from the input signal frequency range iAnd when carrying out for the mode that adopts bandpass filtering, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method is selected N Frequency point f from the input signal frequency range iWith band pass filter centre frequency f cSum.
Purpose of the present invention can also be achieved by following circuit framework technology:
A kind of virtual image suppresses circuit, by the described virtual image of claim 1 inhibition method input signal is carried out virtual image modulation, it is characterized in that: described circuit comprises the signal input part of processor, two-way and the signal output part of two-way, and what wherein be connected with complex coefficient on one road signal I/O path has limit for length's unit impulse response filter; First output of described processor is connected to sine-wave generator, and the signal input part of described sine-wave generator and two-way inserts frequency mixer in the lump, again via low pass or after being with logical filter, digital signal inserts described processor, and second output of described processor links to each other with the coefficient settings receiving terminal that limit for length's unit impulse response filter is arranged of complex coefficient.
Further, aforesaid a kind of virtual image suppresses circuit, and wherein this processor is at least system level chip, or the single-chip microcomputer of the equal data computation ability of tool.
The application implementation of the present invention's a kind of virtual image inhibition method and circuit thereof, this correcting algorithm can move on the backstage under the situation of not interrupting the normal signal processing continuously, the coefficient that limit for length's unit impulse response filter is arranged that continuous updating is reconfigurable, the quadrature two-way that the adaptively correcting coupling changes, the virtual image that has solved frequency dependence suppresses the long-term difficult problem of correction, and has greatly reduced hardware spending.
Following constipation closes the embodiment accompanying drawing, the specific embodiment of the present invention is described in further detail, so that technical solution of the present invention is easier to understand, grasp.
Description of drawings
Fig. 1 is the circuit framework schematic diagram of prior art real signal receiver;
Fig. 2 is that the prior art real signal is handled the intermediate-freuqncy signal schematic diagram that can't distinguish signal and the virtual image;
Fig. 3 is the intermediate-freuqncy signal schematic diagram through frequency management embodiment illustrated in fig. 1;
Fig. 4 is the signal schematic representation through the radio frequency bandpass filtering embodiment illustrated in fig. 1;
Fig. 5 is the circuit framework schematic diagram of prior art complex signal receiver;
Fig. 6 is that the virtual image that the prior art complex signal is handled suppresses schematic diagram;
Fig. 7 is the circuit framework schematic diagram of prior art Simulating Multiphase position complex signal filter;
Fig. 8 is the circuit framework schematic diagram of the complex signal filter of prior art Digital Signal Processing;
Fig. 9 is the electrical architecture schematic diagram that the virtual image of the present invention suppresses circuit.
Embodiment
As shown in Figure 9, first output of this processor connects the forcing function generator of changeable frequency, digital signal after two analog input signals are changed through analog to digital converter simultaneously and the forcing function generator of changeable frequency are linked on the frequency mixer simultaneously, and then by frequency mixer connection wave digital lowpass filter or band pass filter, then the output of wave digital lowpass filter or band pass filter connects processor again and carries out data and handle, and second output of processor connects complex coefficient filter.One end of input signal connects after analog-to-digital conversion and exports complex coefficient filter to, the output of this complex coefficient filter suppresses one of back signal output part as the virtual image, and the other end of input signal directly suppresses the other end of signal output as the virtual image after analog-to-digital conversion.
In conjunction with actual operating position of the present invention, allowing signal obtain the virtual image suppresses, at first in two different analog signals of two input inputs, two different analog signals obtain obstructed digital quantity signal by analog to digital converter, two different digital quantity signals are sent in the frequency mixer, processor receives simultaneously, transmission information is to the changeable frequency forcing function generator, allow the changeable frequency forcing function generator send sinusoidal signal, sinusoidal signal and two the same being sent in the frequency mixer of digital quantity signal, allow frequency mixer handle these digital signals and sinusoidal signal, frequency mixer is sent to wave digital lowpass filter or band pass filter to digital signal and sinusoidal signal, by low-pass filtering or bandpass filtering waveform is carried out shaping, stick signal is suitable for the live part of computing, the signal that keeps is sent to processor, and the program that the operation of processor at this moment prelists is handled filtering signal, again the consequential signal behind the processor is exported to complex coefficient filter by second output at last and carries out virtual image inhibition.
Wherein processor to the process that filtering signal carries out computing is: N Frequency point f in the selected input signal frequency range i, and adopt the rotation of coordinate numerical calculation method to produce corresponding each Frequency point f one by one iSinusoidal waveform; Again with a series of sinusoidal waveforms of gained one by one with input signal mixing, filtering, obtain the two-way amplitude difference of phase mixing and set and the input system level chip of phase difference after traveling through N Frequency point fi, by finding the solution the equation group that has limit for length's unit impulse response filter coefficient to be associated on described set and N-1 rank, obtaining quantity is the individual coefficient sets of N, and by the method that limit for length's unit impulse response filter assignment is arranged to described N-1 rank, proofread and correct two-way amplitude difference and the phase difference of output.
The N of this input signal Frequency point f wherein iSelect and satisfy relational expression:
{ f i}={ f 1+ (i-1) * (f 2-f 1)/N+ (f 2-f 1)/2N}, i=1,2,3 ... N adopts the rotation of coordinate numerical calculation method to produce frequency corresponding to described N Frequency point f iSinusoidal waveform.
And this set with the equation group that has limit for length's unit impulse response filter coefficient to be associated on N-1 rank is:
Wherein limit for length's unit impulse response filter coefficient is arranged is { a in order j, j=1,2,3 ... N; The input signal frequency range is f 1~f 2And the Digital Signal Processing frequency of system level chip is f s, f s>2f 2, find the solution the coefficient { a of gained jBe used for the N-1 rank limit for length's unit impulse response filter arranged.
Consider the scope that the input signal frequency range is different, this virtual image inhibition method adopts optional low-pass filtering and bandpass filtering mode to carry out.When carrying out for the mode that adopts low-pass filtering, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method only is selected N Frequency point f from the input signal frequency range iAnd when carrying out for the mode that adopts bandpass filtering, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method is selected N Frequency point f from the input signal frequency range iWith band pass filter centre frequency f cSum.
By above-mentioned character express also by reference to the accompanying drawings as can be seen, behind employing the present invention, can finish the virtual image is suppressed through complex coefficient filter, digital lowpass or band pass filter, changeable frequency forcing function generator, frequency mixer by processor.
Certainly, more than only be concrete exemplary applications of the present invention, protection scope of the present invention is not constituted any limitation.In addition to the implementation, the present invention can also have other execution mode.All employings are equal to the technical scheme of replacement or equivalent transformation formation, all drop within the present invention's scope required for protection.

Claims (8)

1. virtual image inhibition method, based on the N-1 rank limit for length's unit impulse response filter arranged, adopt virtual image correcting algorithm and the rotation of coordinate numerical calculation method of frequency-independent, and the operational capability of coupling system level chip realizes that the virtual image of input signal suppresses, and is characterized in that: N Frequency point f in the selected input signal frequency range i, and adopt the rotation of coordinate numerical calculation method to produce corresponding each Frequency point f one by one iSinusoidal waveform; Again with a series of sinusoidal waveforms of gained one by one with input signal mixing, filtering, travel through N Frequency point f iAfter obtain the two-way amplitude difference of phase mixing and set and the input system level chip of phase difference, by finding the solution the equation group that has limit for length's unit impulse response filter coefficient to be associated on described set and N-1 rank, obtaining quantity is the individual coefficient sets of N, and by the method that limit for length's unit impulse response filter assignment is arranged to described N-1 rank, proofread and correct two-way amplitude difference and the phase difference of output, suppress the virtual image, wherein said set with the equation group that has limit for length's unit impulse response filter coefficient to be associated on N-1 rank is:
Figure 2010102885054100001DEST_PATH_IMAGE002
, it is { a that order has limit for length's unit impulse response filter coefficient j, j=1,2,3 ... N; The input signal frequency range is f 1~f 2And the Digital Signal Processing frequency of system level chip is f s, f s2f 2
2. a kind of virtual image inhibition method according to claim 1 is characterized in that: the process that the described virtual image suppresses does not interfere with each other with the normal process of described input signal, and wherein said input signal is digital medium and low frequency signal or intermediate-freuqncy signal.
3. a kind of virtual image inhibition method according to claim 1 is characterized in that: the N of described input signal Frequency point f iSelect and satisfy relational expression:
{ f i}={ f 1+ (i-1) * (f 2-f 1)/N+ (f 2-f 1)/2N}, i=1,2,3 ... N adopts the rotation of coordinate numerical calculation method to produce frequency corresponding to described N Frequency point f iSinusoidal waveform.
4. a kind of virtual image inhibition method according to claim 1, it is characterized in that: corresponding to the different scope of input signal frequency range, described virtual image inhibition method adopts optional low-pass filtering and bandpass filtering mode to carry out.
5. a kind of virtual image inhibition method according to claim 4 is characterized in that: when adopting the mode of low-pass filtering to carry out, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method only is selected N Frequency point f from the input signal frequency range i
6. a kind of virtual image inhibition method according to claim 4 is characterized in that: when adopting the mode of bandpass filtering to carry out, the sinusoidal waveform frequency that produces by the rotation of coordinate numerical calculation method is selected N Frequency point f from the input signal frequency range iWith band pass filter centre frequency f cSum.
7. a virtual image suppresses circuit, by the described virtual image of claim 1 inhibition method input signal is carried out virtual image modulation, it is characterized in that: described circuit comprises the signal input part of processor, two-way and the signal output part of two-way, and what wherein be connected with complex coefficient on one road signal I/O path has limit for length's unit impulse response filter; First output of described processor is connected to sine-wave generator, and the signal input part of described sine-wave generator and two-way inserts frequency mixer in the lump, again via low pass or after being with logical filter, digital signal inserts described processor, and second output of described processor links to each other with the coefficient settings receiving terminal that limit for length's unit impulse response filter is arranged of complex coefficient.
8. a kind of virtual image according to claim 7 suppresses circuit, and it is characterized in that: described processor is at least system level chip, or the single-chip microcomputer of the equal data computation ability of tool.
CN 201010288505 2010-09-21 2010-09-21 Virtual image inhibiting method and circuit Expired - Fee Related CN101958861B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010288505 CN101958861B (en) 2010-09-21 2010-09-21 Virtual image inhibiting method and circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010288505 CN101958861B (en) 2010-09-21 2010-09-21 Virtual image inhibiting method and circuit

Publications (2)

Publication Number Publication Date
CN101958861A CN101958861A (en) 2011-01-26
CN101958861B true CN101958861B (en) 2013-08-07

Family

ID=43485975

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010288505 Expired - Fee Related CN101958861B (en) 2010-09-21 2010-09-21 Virtual image inhibiting method and circuit

Country Status (1)

Country Link
CN (1) CN101958861B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1523768A (en) * 2003-02-19 2004-08-25 联发科技股份有限公司 Method and related device for eliminating image interference in low intermediate frequency receiver
CN101044676A (en) * 2004-12-28 2007-09-26 中兴通讯股份有限公司 Analog predistortion linearization method and device for realizing said method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4261578B2 (en) * 2006-12-27 2009-04-30 株式会社東芝 Wireless communication apparatus and reception method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1523768A (en) * 2003-02-19 2004-08-25 联发科技股份有限公司 Method and related device for eliminating image interference in low intermediate frequency receiver
CN101044676A (en) * 2004-12-28 2007-09-26 中兴通讯股份有限公司 Analog predistortion linearization method and device for realizing said method

Also Published As

Publication number Publication date
CN101958861A (en) 2011-01-26

Similar Documents

Publication Publication Date Title
KR100882772B1 (en) Power divider with low pass filter based on RFID system
CN101378263B (en) Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method
CN104467739B (en) The adjustable digital filter of a kind of bandwidth, center frequency point and its implementation
CN103454654B (en) Configurable matching network used at satellite navigation radio frequency front end
CN102324946A (en) Numerically controlled shortwave receiver IF front-end circuit
CN102223330A (en) Method and device for IQ (intelligence quotient) signal real-time calibration
CN104811206B (en) Multi input digital analog converter
CN209606513U (en) One kind being based on AD9361 multichannel spectrum analysis Embedded Hardware Platform
CN106017669B (en) A kind of multi-functional reading circuit system of KID detector arrays
TWI712271B (en) Apparatus and method for providing fast second order input intercept point calibration based on two tone testing
CN102340321A (en) Digital IF Signal Processing Device for Improving Pol-SAR Channel Consistency
CN103457623B (en) A kind of circuit of Zero intermediate frequency direct current compensation and method
CN103607215A (en) Device and method for achieving spread spectrum function of spectrum analyzer
CN103595366A (en) Second-order dot matrix balun of 0.6-1.2GHz CMOS
CN103323860B (en) A kind of antisaturation device of the navigation neceiver based on radio frequency Direct Sampling
CN103546099B (en) Harmonic-rejection mixer
CN204539087U (en) A kind of X-band marine radar receiver front end image-reject mixer
CN105044461B (en) A kind of broadband RF spectrum analytical structure
CN101958861B (en) Virtual image inhibiting method and circuit
CN107979379A (en) Modulation wide-band transducer AFE(analog front end) development board based on compressive sensing theory
CN201114162Y (en) A Multicarrier Digital Receiver System Based on Digital IF Technology
CN103457619B (en) A kind of digital tuning receives device and control method thereof
CN113075450B (en) Method for analyzing radio frequency and intermediate frequency of broadband frequency compressed signal based on sampling rate
CN205992049U (en) A kind of resonance digital reception system
Liu et al. Broadband DDC based on polyphase filter and its FPGA implementation

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: HE WEI

Free format text: FORMER OWNER: SUZHOU RUIDIAO TECHNOLOGY CO., LTD.

Effective date: 20130712

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 215123 SUZHOU, JIANGSU PROVINCE TO: 215128 SUZHOU, JIANGSU PROVINCE

TA01 Transfer of patent application right

Effective date of registration: 20130712

Address after: 215128 Jiangsu city of Suzhou province Wuzhong District Bridge Road Longgang village 3-601

Applicant after: He Wei

Address before: 215123 Jiangsu city of Suzhou province Dushu Lake Industrial Park High Linquan parish Street No. 399 Ming De 3F

Applicant before: Suzhou Ruitiao Technology Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: TIANJIN YIRONG TECHNOLOGY CO., LTD.

Effective date: 20150108

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 215128 SUZHOU, JIANGSU PROVINCE TO: 300180 DONGLI, TIANJIN

TR01 Transfer of patent right

Effective date of registration: 20150108

Address after: 300180 Dongli Road Agricultural Technology Extension Service Center, Zhaoyuan Road, Dongli District, Tianjin 201-B

Patentee after: TIANJING YIRONG TECHNOLOGY CO., LTD.

Address before: 215128 Jiangsu city of Suzhou province Wuzhong District Bridge Road Longgang village 3-601

Patentee before: He Wei

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130807

Termination date: 20150921

EXPY Termination of patent right or utility model