CN102054821B - Package structure with inner shield and manufacturing method thereof - Google Patents
Package structure with inner shield and manufacturing method thereof Download PDFInfo
- Publication number
- CN102054821B CN102054821B CN 200910211804 CN200910211804A CN102054821B CN 102054821 B CN102054821 B CN 102054821B CN 200910211804 CN200910211804 CN 200910211804 CN 200910211804 A CN200910211804 A CN 200910211804A CN 102054821 B CN102054821 B CN 102054821B
- Authority
- CN
- China
- Prior art keywords
- substrate
- solder
- electronic components
- inner shield
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0655—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
Abstract
Description
技术领域 technical field
本发明是关于一种封装结构及其制造方法,详言之,是关于一种具有内屏蔽体的封装结构及其制造方法。The present invention relates to a packaging structure and a manufacturing method thereof, in particular, to a packaging structure with an inner shield and a manufacturing method thereof.
背景技术 Background technique
参考图1,显示已知封装结构的剖面示意图。该已知封装结构1具有一基板11、数个电子组件12、一封胶体13及一遮蔽层14。该等电子组件12位于该基板11上。该封胶体13包覆该基板的一表面111及该等电子组件12。该遮蔽层14覆盖该封胶体13及该基板11的一侧面112,且电性连接至该基板11。Referring to FIG. 1 , a schematic cross-sectional view of a known package structure is shown. The known package structure 1 has a substrate 11 , several
该已知封装结构1的缺点如下。该基板11及该遮蔽层14定义出一容置空间15,该等电子组件12都位于该容置空间15内,彼此之间没有任何屏蔽,故该等电子组件12之间具有高电磁干扰(Electromagnetic Interference,EMI)及低电磁容忍性(Electromagnetic Compatibility,EMC)。The disadvantages of this known package structure 1 are as follows. The substrate 11 and the
因此,有必要提供一种具有内屏蔽体的封装结构及其制造方法,以解决上述问题。Therefore, it is necessary to provide a packaging structure with an inner shield and a manufacturing method thereof to solve the above problems.
发明内容 Contents of the invention
本发明提供一种具有内屏蔽体的封装结构。该封装结构包括一基板、数个电子组件、一封胶体、一内屏蔽体及一遮蔽层。该基板包括一接地金属层及至少一接地焊垫。该基板具有一第一表面及一侧面。该接地金属层位于该基板内,且显露于该基板的侧面。该接地焊垫位于该基板内,显露于该基板的第一表面,且电性连接至该接地金属层。该等电子组件位于该基板的第一表面。该封胶体位于该基板的第一表面上,且包覆该等电子组件,且包括至少一沟槽、一上表面、一下表面及一侧面。该沟槽贯穿该封胶体的上表面及下表面,且位于该等电子组件之间,且该沟槽具有一长边及一短边,该短边与该封胶体的侧面之间具有一间距。该内屏蔽体位于该沟槽内,且电性连接至该接地焊垫。该遮蔽层覆盖该封胶体及该基板的侧面,且电性连接该接地金属层及该内屏蔽体。The invention provides a package structure with an inner shield. The packaging structure includes a base plate, several electronic components, sealing colloid, an inner shielding body and a shielding layer. The substrate includes a ground metal layer and at least one ground pad. The substrate has a first surface and a side surface. The ground metal layer is located in the substrate and exposed on the side of the substrate. The ground pad is located in the substrate, exposed on the first surface of the substrate, and electrically connected to the ground metal layer. The electronic components are located on the first surface of the substrate. The sealing body is located on the first surface of the substrate, covers the electronic components, and includes at least one groove, an upper surface, a lower surface and a side surface. The groove runs through the upper surface and the lower surface of the sealing body, and is located between the electronic components, and the groove has a long side and a short side, and there is a distance between the short side and the side surface of the sealing body . The inner shield is located in the trench and electrically connected to the ground pad. The shielding layer covers the sealing body and the side surfaces of the substrate, and is electrically connected to the ground metal layer and the inner shielding body.
本发明提供一种具有内屏蔽体的封装结构。该封装结构包括一基板、数个电子组件、一封胶体、一内屏蔽体及一遮蔽层。该基板包括一接地金属层及至少一接地焊垫。该基板具有一第一表面及一侧面。该接地金属层位于该基板内,且显露于该基板的侧面。该接地焊垫位于该基板内,显露于该基板的第一表面,且电性连接至该接地金属层。该等电子组件位于该基板的第一表面。该封胶体位于该基板的第一表面上,且包覆该等电子组件,且包括至少一沟槽、一上表面、一下表面及一侧面。该沟槽贯穿该封胶体的上表面及下表面,且位于该等电子组件之间。该内屏蔽体位于该沟槽内,且电性连接至该接地焊垫。该遮蔽层覆盖该封胶体及该基板的侧面,且电性连接该接地金属层及该内屏蔽体,其中该内屏蔽体的厚度与该遮蔽层的厚度的比值大于25。The invention provides a package structure with an inner shield. The packaging structure includes a base plate, several electronic components, sealing colloid, an inner shielding body and a shielding layer. The substrate includes a ground metal layer and at least one ground pad. The substrate has a first surface and a side surface. The ground metal layer is located in the substrate and exposed on the side of the substrate. The ground pad is located in the substrate, exposed on the first surface of the substrate, and electrically connected to the ground metal layer. The electronic components are located on the first surface of the substrate. The sealing body is located on the first surface of the substrate, covers the electronic components, and includes at least one groove, an upper surface, a lower surface and a side surface. The groove runs through the upper surface and the lower surface of the sealing body, and is located between the electronic components. The inner shield is located in the trench and electrically connected to the ground pad. The shielding layer covers the sealing body and the side surfaces of the substrate, and is electrically connected to the ground metal layer and the inner shielding body, wherein the ratio of the thickness of the inner shielding body to the thickness of the shielding layer is greater than 25.
本发明更提供一种具有内屏蔽体的封装结构的制造方法。该制造方法包括以下步骤:提供一基板及数个电子组件,该基板包括一接地金属层及至少一接地焊垫,该基板具有一第一表面及一侧面,该接地金属层位于该基板内,且显露于该基板的侧面,该接地焊垫位于该基板内,显露于该基板的第一表面,且电性连接至该接地金属层,该等电子组件位于该基板的第一表面;形成一封胶体于该基板的第一表面上,以包覆该等电子组件,该封胶体包括一上表面、一下表面及一侧面;移除部分该封胶体,以形成至少一沟槽,该沟槽贯穿该封胶体的上表面及下表面,且位于该等电子组件之间;填满一内屏蔽体于该沟槽内,该内屏蔽体电性连接至该接地焊垫;切割该基板及该封胶体;及形成一遮蔽层,以覆盖该封胶体及该基板的侧面,且电性连接该接地金属层及该内屏蔽体。The invention further provides a manufacturing method of the packaging structure with the inner shield. The manufacturing method includes the following steps: providing a substrate and several electronic components, the substrate includes a ground metal layer and at least one ground pad, the substrate has a first surface and a side surface, the ground metal layer is located in the substrate, And exposed on the side of the substrate, the ground pad is located in the substrate, exposed on the first surface of the substrate, and electrically connected to the ground metal layer, the electronic components are located on the first surface of the substrate; forming a The sealing body is on the first surface of the substrate to cover the electronic components, the sealing body includes an upper surface, a lower surface and a side surface; part of the sealing body is removed to form at least one groove, the groove penetrating through the upper surface and the lower surface of the sealing body, and located between the electronic components; filling an inner shield in the groove, and the inner shield is electrically connected to the grounding pad; cutting the substrate and the and forming a shielding layer to cover the side surfaces of the sealing body and the substrate, and electrically connect the grounding metal layer and the inner shielding body.
藉此,该内屏蔽体可使该等电子组件之间具有低电磁干扰及高电磁容忍性。同时,可将各种功能的电子组件整合于本发明的封装结构内,以减少最终系统产品的组成组件数,且缩小产品尺寸。In this way, the inner shield can make the electronic components have low electromagnetic interference and high electromagnetic tolerance. At the same time, electronic components with various functions can be integrated into the packaging structure of the present invention, so as to reduce the number of components in the final system product and reduce the size of the product.
附图说明Description of drawings
图1显示已知封装结构的剖面示意图;Figure 1 shows a schematic cross-sectional view of a known package structure;
图2至图11显示本发明具有内屏蔽体的封装结构的第一实施例的制造方法的示意图;及2 to 11 are schematic diagrams showing the manufacturing method of the first embodiment of the packaging structure with the inner shielding body of the present invention; and
图12至图24显示本发明具有内屏蔽体的封装结构的第二实施例的制造方法的示意图。12 to 24 are schematic diagrams showing the manufacturing method of the second embodiment of the packaging structure with an inner shield according to the present invention.
具体实施方式 Detailed ways
参考图2至图11,显示本发明具有内屏蔽体的封装结构的第一实施例的制造方法的示意图。参考图2,提供一基板21及数个电子组件(Electrical Element)22。该基板21包括一接地金属层212、至少一接地焊垫214、一上接地金属区域215及一防焊层213。该基板21具有一第一表面2111及一侧面2112。该接地金属层212位于该基板21内,且显露于该基板21的侧面2112。该接地焊垫214位于该基板21内,显露于该基板21的第一表面2111,且电性连接至该接地金属层212。Referring to FIG. 2 to FIG. 11 , there are schematic diagrams showing the manufacturing method of the first embodiment of the packaging structure with the inner shield according to the present invention. Referring to FIG. 2 , a
该上接地金属区域215位于该基板21内,且显露于该基板21的第一表面2111。在本实施例中,该上接地金属区域215电性连接至该接地金属层212。然而,在其它应用中,该上接地金属区域215位于该接地金属层212。该防焊层213位于该基板21的第一表面2111,且具有至少一开口2131,显露部分该上接地金属区域215,以形成该接地焊垫214。在本实施例中,该接地焊垫214的宽度W1为300μm。该等电子组件22位于该基板21的第一表面2111。该等电子组件22为主动组件或被动组件,详言之,该等电子组件22可为数字电路、模拟电路或以铜箔形成于该基板21的第一表面2111的主动组件。The upper
参考图3,形成一封胶体23于该基板21的第一表面2111上,以包覆该等电子组件22,该封胶体23包括一上表面232、一下表面234及一侧面233。参考图4,移除部分该封胶体23,以形成至少一沟槽231,该沟槽231贯穿该封胶体23的上表面232及下表面234,且位于该等电子组件22之间。在本实施例中,该沟槽231显露部分该接地焊垫214。该沟槽231的宽度W2小于该接地焊垫214的宽度W1,较佳地,该沟槽231的宽度W2为50μm至200μm,更佳地,该沟槽231的宽度W2为100μm至200μm。参考图5至图7,其中,图5为图4的俯视图,图6为图4的立体图,图7为图6的局部放大图,该沟槽231的俯视形状为直线,且该沟槽231具有一长边2313及一短边2312,该短边2312及该长边2313相交。该短边2312的长度等于该沟槽231的宽度W2,该长边2313的长度L1略小于该基板21的长度L2,且大于该短边2312的长度。该短边2312与该封胶体23的侧面233之间具有一间距,亦即,该沟槽231未贯穿该封胶体23的二侧面233。在本实施例中,利用激光方法移除部分该封胶体23,以形成该沟槽231,该沟槽231的剖面形状为倒梯形,且该沟槽231的一斜面与一垂直线(图中未示)的夹角的角度为1.8°至9°。然而,在其它实施例中,该沟槽231的俯视形状可为弯曲的线段,而非直线,如图8所示。Referring to FIG. 3 , a sealing
参考图9,填满一内屏蔽体24于该沟槽231内,该内屏蔽体24电性连接至该接地焊垫214。在本实施例中,利用网印方式(Screen Printing)方法形成该内屏蔽体24,该内屏蔽体24直接接触该接地焊垫214,且该内屏蔽体24的材质为导电材料,例如焊料(Solder)或导电胶(Conductive Epoxy)。该内屏蔽体24的宽度W2等同于该沟槽231的宽度W2,亦即,该内屏蔽体24的宽度W2为至少50μm。根据电磁屏蔽原理,频率愈低的信号,其波长愈长,则该内屏蔽体24所需的宽度W2愈大。举例而言,频率为1MHz以上的信号,该内屏蔽体24的宽度W2应为至少50μm。藉此,在本发明中,该内屏蔽体24为至少50μm,而可应用于频率为1MHz以上的信号。Referring to FIG. 9 , an
参考图10,沿至少一切割线L切割该基板21及该封胶体23。参考图11,形成一遮蔽层(Conformal Shield)25,以覆盖该封胶体23及该基板21的侧面2112,且电性连接该接地金属层212及该内屏蔽体24。因此,在本发明中,该屏蔽体24及该遮蔽层25并非同时电镀而成。在本实施例中,利用溅镀方法形成该遮蔽层25,该遮蔽层25的厚度为1μm至2μm,该内屏蔽体24的厚度与该遮蔽层25的厚度的比值大于25,且该遮蔽层25的材质为镍。然而,在其它应用中,可利用电镀方法形成该遮蔽层25,该遮蔽层25的材质可为铜,且更可利用溅镀方法形成一抗氧化层(图中未示),以覆盖该遮蔽层25。较佳地,该抗氧化层(图中未示)的厚度为40nm,且其材质为不锈钢。藉此,该抗氧化层(图中未示)可避免该遮蔽层25氧化,而提升产品良率。Referring to FIG. 10 , the
藉此,该内屏蔽体24可隔离该等电子组件22,故该屏蔽体24可使该等电子组件22之间具有低电磁干扰(Electromagnetic Interference,EMI)及高电磁容忍性(Electromagnetic Compatibility,EMC)。同时,可将各种功能的电子组件22整合于该封装结构2内,以减少最终系统产品的组成组件数,且缩小产品尺寸。Thereby, the
再参考图11,显示本发明具有内屏蔽体的封装结构的第一实施例的剖面示意图。该具有内屏蔽体的封装结构2包括一基板21、数个电子组件22、一封胶体23、一内屏蔽体24及一遮蔽层25。该基板21包括一接地金属层212、至少一接地焊垫214、一上接地金属区域215及一防焊层213。该基板21具有一第一表面2111及一侧面2112。该接地金属层212位于该基板21内,且显露于该基板21的侧面2112。该接地焊垫214位于该基板21内,显露于该基板21的第一表面2111,且电性连接至该接地金属层212。Referring again to FIG. 11 , it shows a schematic cross-sectional view of the first embodiment of the package structure with the inner shield of the present invention. The
该上接地金属区域215位于该基板21内,且显露于该基板21的第一表面2111。在本实施例中,该上接地金属区域215电性连接至该接地金属层212。然而,在其它应用中,该上接地金属区域215位于该接地金属层212。该防焊层213位于该基板21的第一表面2111,且具有至少一开口2131,显露部分该上接地金属区域215,以形成该接地焊垫214。在本实施例中,该接地焊垫214的宽度W1为300μm。The upper
该等电子组件22位于该基板21的第一表面2111。在本实施例中,该等电子组件22为主动组件或被动组件,详言之,该等电子组件22可为数字电路、模拟电路或以铜箔形成于该基板21的第一表面2111的主动组件。该封胶体23位于该基板21的第一表面2111上,且包覆该等电子组件22,且包括至少一沟槽231、一上表面232、一下表面234及一侧面233。该沟槽231贯穿该封胶体23的上表面232及下表面234,位于该等电子组件22之间。在本实施例中,该沟槽231具有一长边2313及一短边2312,该短边2312与该封胶体23的侧面233之间具有一间距,如图5至图7所示。The
该内屏蔽体24位于该沟槽231内,且电性连接至该接地焊垫214。在本实施例中,该内屏蔽体24的材质为导电材料,例如焊料(Solder)或导电胶(ConductiveEpoxy)。该内屏蔽体24的宽度W2小于该接地焊垫214的宽度W1,较佳地,该内屏蔽体24的宽度W2为50μm至200μm,更佳地,该内屏蔽体24的宽度W2为100μm至200μm。The
该遮蔽层25覆盖该封胶体23及该基板21的侧面2112,且电性连接该接地金属层212及该内屏蔽体24。在本实施例中,该遮蔽层25的厚度为1μm至2μm,该内屏蔽体24的厚度与该遮蔽层25的厚度的比值大于25,且该遮蔽层25的材质为镍。然而,在其它应用中,该遮蔽层25的材质可为铜,且该具有内屏蔽体的封装结构2更可包括一抗氧化层(图中未示)。该抗氧化层(图中未示)覆盖该遮蔽层25。较佳地,该抗氧化层(图中未示)的厚度为40nm,且其材质为不锈钢。The
参考图12至图24,显示本发明具有内屏蔽体的封装结构的第二实施例的制造方法的示意图。本实施例的具有内屏蔽体的封装结构的制造方法与第一实施例的具有内屏蔽体的封装结构的制造方法(图2至图11)大致相同,其中相同的组件赋予相同的编号。本实施例与第一实施例不同处在于提供该基板21及该等电子组件22时,更形成至少一第一焊料26于该接地焊垫214上。Referring to FIG. 12 to FIG. 24 , there are schematic diagrams showing the manufacturing method of the second embodiment of the package structure with the inner shield of the present invention. The manufacturing method of the packaging structure with an inner shield in this embodiment is substantially the same as the manufacturing method of the packaging structure with an inner shield in the first embodiment ( FIGS. 2 to 11 ), wherein the same components are assigned the same numbers. The difference between this embodiment and the first embodiment is that at least one
参考图12,提供该基板21。在本实施例中,该基板21的接地焊垫214为一连续不间断的长形区块,其面积较大且完整,如图13所示。藉此,后续在形成该第一焊料26及该内屏蔽体24于该接地焊垫214上时,其接触面积较大,则低电磁干扰的功效较佳。但是,后续在形成该第一焊料26于该接地焊垫214上时,该第一焊料26需涂布的面积太大,导致回焊该第一焊料26后,其隆起的厚度不一致。然而,在其它应用中,该基板21的接地焊垫214可包括数个区段2141,相邻二区段2141之间具有一间距,如图14所示。藉此,该接地焊垫214的区段2141的面积较小,使得形成且回焊该第一焊料26后,其隆起的厚度较一致。Referring to Fig. 12, the
参考图15,形成该第一焊料26于该接地焊垫214上,该第一焊料26电性连接至该内屏蔽体24。参考图16,提供该等电子组件22。该等电子组件22为主动组件,例如芯片,其包括至少一第二焊料27。接着,回焊(Reflow)该第一焊料26及该第二焊料27,使该第一焊料26的表面为圆弧状,且利用该第二焊料27将该等电子组件22设置于该基板21上。然而,在其它应用中,该等电子组件22可为被动组件,则在形成该第一焊料26于该接地焊垫214上时,更形成该第二焊料27于该上接地金属区域215上。参考图17,形成该封胶体23。参考图18,在移除部分该封胶体23,以形成至少一沟槽231时,该沟槽231显露部分该第一焊料26。藉此,当利用激光方法移除部分该封胶体23时,该第一焊料26可保护该接地焊垫214,避免该接地焊垫214受到激光损害。该沟槽231包括数个区段2311,相邻二区段2311之间具有一间距,如图19至图21所示。藉此,该沟槽231的区段2311的长宽深比较小,使得形成该内屏蔽体24时,能轻易填满该沟槽231的区段2311,而提升产品良率。参考图22,在形成一内屏蔽体24时,该内屏蔽体24通过该第一焊料26电性连接至该接地焊垫214。参考图23,沿该切割线L切割该基板21及该封胶体23。参考图24,形成该遮蔽层25。Referring to FIG. 15 , the
再参考图24,显示本发明具有内屏蔽体的封装结构的第二实施例的剖面示意图。本实施例的具有内屏蔽体的封装结构3与第一实施例的具有内屏蔽体的封装结构2(图11)大致相同,其中相同的组件赋予相同的编号。本实施例与第一实施例不同处在于该具有内屏蔽体的封装结构3更包括至少一第一焊料26。该第一焊料26位于该接地焊垫214上,电性连接至该内屏蔽体24,且该第一焊料26的表面为圆弧状。此外,该内屏蔽体24包括数个区段241,相邻二区段241之间具有一间距。Referring again to FIG. 24 , it shows a schematic cross-sectional view of a second embodiment of the packaging structure with an inner shield according to the present invention. The packaging structure 3 with an inner shield of this embodiment is substantially the same as the
惟上述实施例仅为说明本发明的原理及其功效,而非用以限制本发明。因此,习于此技术的人士对上述实施例进行修改及变化仍不脱本发明的精神。本发明的权利范围应如权利要求书所列。However, the above-mentioned embodiments are only to illustrate the principles and effects of the present invention, not to limit the present invention. Therefore, those skilled in the art can modify and change the above embodiments without departing from the spirit of the present invention. The scope of rights of the present invention should be listed in the claims.
Claims (18)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910211804 CN102054821B (en) | 2009-10-30 | 2009-10-30 | Package structure with inner shield and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910211804 CN102054821B (en) | 2009-10-30 | 2009-10-30 | Package structure with inner shield and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102054821A CN102054821A (en) | 2011-05-11 |
| CN102054821B true CN102054821B (en) | 2013-09-11 |
Family
ID=43958991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910211804 Active CN102054821B (en) | 2009-10-30 | 2009-10-30 | Package structure with inner shield and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102054821B (en) |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102364683A (en) * | 2011-10-21 | 2012-02-29 | 华为终端有限公司 | Packaging structure and method thereof, and electronic equipment |
| CN103137595A (en) * | 2011-11-25 | 2013-06-05 | 亚旭电子科技(江苏)有限公司 | System-level encapsulation module part and manufacturing method thereof |
| CN103681625B (en) * | 2012-09-24 | 2016-05-25 | 环旭电子股份有限公司 | Electronic module with and manufacture method |
| TWI554196B (en) * | 2013-07-31 | 2016-10-11 | 環旭電子股份有限公司 | Electronic packaging device and manufacturing method thereof |
| CN104347595B (en) * | 2013-07-31 | 2017-04-12 | 环旭电子股份有限公司 | Electronic packaging module and manufacturing method thereof |
| CN104347533B (en) * | 2013-08-01 | 2020-05-26 | 日月光半导体制造股份有限公司 | Semiconductor package and method of manufacturing the same |
| US9564937B2 (en) * | 2013-11-05 | 2017-02-07 | Skyworks Solutions, Inc. | Devices and methods related to packaging of radio-frequency devices on ceramic substrates |
| CN103617991A (en) * | 2013-11-20 | 2014-03-05 | 华进半导体封装先导技术研发中心有限公司 | Semiconductor encapsulation electromagnetic shielding structure and manufacturing method |
| TWI509767B (en) | 2013-12-13 | 2015-11-21 | Universal Scient Ind Shanghai | Electronic package module and manufacturing method thereof |
| CN104716102B (en) * | 2013-12-13 | 2017-07-21 | 环旭电子股份有限公司 | Electronic package module and method of manufacturing the same |
| US9949359B2 (en) | 2014-03-18 | 2018-04-17 | Apple Inc. | Multi-layer thin-film coatings for system-in-package assemblies in portable electronic devices |
| US9913412B2 (en) | 2014-03-18 | 2018-03-06 | Apple Inc. | Shielding structures for system-in-package assemblies in portable electronic devices |
| CN105023851B (en) * | 2014-04-28 | 2018-05-01 | 环旭电子股份有限公司 | Method for manufacturing electronic packaging module |
| US9820373B2 (en) | 2014-06-26 | 2017-11-14 | Apple Inc. | Thermal solutions for system-in-package assemblies in portable electronic devices |
| CN110071099A (en) * | 2014-07-30 | 2019-07-30 | 日月光半导体制造股份有限公司 | The manufacturing method of Electronic Packaging modular structure and Electronic Packaging module |
| CN106033755A (en) * | 2015-03-17 | 2016-10-19 | 晟碟信息科技(上海)有限公司 | Semiconductor device and substrate tape with EMI shielding |
| TWI570842B (en) * | 2015-07-03 | 2017-02-11 | 矽品精密工業股份有限公司 | Electronic package and method for fabricating the same |
| JP6728917B2 (en) * | 2016-04-12 | 2020-07-22 | Tdk株式会社 | Method of manufacturing electronic circuit module |
| CN106169428B (en) * | 2016-08-31 | 2018-08-31 | 华天科技(昆山)电子有限公司 | Chip-packaging structure for slowing down electromagnetic interference and packaging method |
| US10784230B2 (en) * | 2016-11-15 | 2020-09-22 | Advanced Semiconductor Engineering, Inc. | Compartment shielding for warpage improvement |
| US10147835B2 (en) * | 2017-03-17 | 2018-12-04 | Advanced Semiconductor Engineering, Inc. | Optical device and method of manufacturing the same |
| CN108735715A (en) * | 2017-04-20 | 2018-11-02 | 吴明哲 | Selective electromagnetic shielding package structure and manufacturing method thereof |
| JP7111112B2 (en) | 2018-01-05 | 2022-08-02 | 株式会社村田製作所 | high frequency module |
| CN111769107A (en) * | 2019-04-01 | 2020-10-13 | 菱生精密工业股份有限公司 | Light Sensing Module Package Structure |
| CN110335862A (en) * | 2019-06-17 | 2019-10-15 | 青岛歌尔微电子研究院有限公司 | A kind of shielding process of SIP encapsulation |
| CN111162755B (en) * | 2020-01-16 | 2021-09-21 | 诺思(天津)微系统有限责任公司 | A Bulk Acoustic Wave Duplex Filter |
| CN111554675A (en) * | 2020-05-18 | 2020-08-18 | 甬矽电子(宁波)股份有限公司 | Electromagnetic shielding structure, electromagnetic shielding structure manufacturing method and electronic product |
| CN111696963A (en) * | 2020-07-14 | 2020-09-22 | 立讯电子科技(昆山)有限公司 | Packaging structure and manufacturing method thereof |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101401206A (en) * | 2006-03-29 | 2009-04-01 | 京瓷株式会社 | Circuit module, wireless communication device, and method for manufacturing circuit module |
-
2009
- 2009-10-30 CN CN 200910211804 patent/CN102054821B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101401206A (en) * | 2006-03-29 | 2009-04-01 | 京瓷株式会社 | Circuit module, wireless communication device, and method for manufacturing circuit module |
Non-Patent Citations (1)
| Title |
|---|
| JP特开2004-172176A 2004.06.17 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102054821A (en) | 2011-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102054821B (en) | Package structure with inner shield and manufacturing method thereof | |
| TWI393239B (en) | Package having an inner shield and method for making the same | |
| JP6760397B2 (en) | module | |
| US9055682B2 (en) | Circuit module | |
| US9230924B2 (en) | Method of producing semiconductor module and semiconductor module | |
| CN105321933B (en) | Semiconductor package with conformal electromagnetic shielding structure and manufacturing method thereof | |
| CN103400825B (en) | Semiconductor package and manufacturing method thereof | |
| US10062582B2 (en) | Fabrication method of package having ESD and EMI preventing functions | |
| US9070793B2 (en) | Semiconductor device packages having electromagnetic interference shielding and related methods | |
| US9674991B2 (en) | Electronic packaged device | |
| CN102176438A (en) | Double-sided packaging structure and wireless communication system using it | |
| WO2017043621A1 (en) | High-frequency module | |
| JP5904674B2 (en) | Electronic component mounting module and manufacturing method thereof | |
| JP2018088460A (en) | Module having shield layer | |
| CN108666300A (en) | Chip packaging structure and manufacturing method thereof | |
| WO2021256300A1 (en) | Module | |
| WO2021124805A1 (en) | Electronic component module | |
| KR101153536B1 (en) | High frequency package | |
| JP6414639B2 (en) | High frequency module and manufacturing method thereof | |
| TW201322317A (en) | System in package module and manufacturing method thereof | |
| US20220302012A1 (en) | Module | |
| TW201541601A (en) | Manufacturing method of electronic packaging device | |
| JP2006165109A (en) | Semiconductor device and its manufacturing method | |
| WO2021131775A1 (en) | Module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |