CN102751853B - A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply - Google Patents
A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply Download PDFInfo
- Publication number
- CN102751853B CN102751853B CN201210267973.2A CN201210267973A CN102751853B CN 102751853 B CN102751853 B CN 102751853B CN 201210267973 A CN201210267973 A CN 201210267973A CN 102751853 B CN102751853 B CN 102751853B
- Authority
- CN
- China
- Prior art keywords
- pwm signal
- push
- chip microcomputer
- pwm
- pull
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 title claims 3
- 230000000295 complement effect Effects 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 abstract description 3
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
Landscapes
- Inverter Devices (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
所属技术领域:Technical field:
在电力电子电路中,一种产生推挽PWM(pulse width modulation脉冲宽度调制)信号的电路。In a power electronic circuit, a circuit that generates a push-pull PWM (pulse width modulation) signal.
背景技术:Background technique:
在电力电子电路中,数字电源是近来研究的热点和趋势,用单片机控制也是非常普遍的。很多含有PWM模块的单片机无法产生推挽电路所需的推挽PWM信号,但却可以产生两路互补的PWM信号并且死区时间可调。本发明可以让前面所提的单片机产生推挽电路所需的推挽PWM信号。其中,本发明所提的推挽PWM信号是指两路周期相同,占空比相等,相位相差半个周期的PWM信号,如图2所示;两路互补的PWM信号是指该两路PWM信号的周期相同,在任意时刻信号电平状态相反,如图1所示;死区时间是指PWM信号本应在t1时刻从低电平跳变到高电平(高电平有效),但实际上经过一段延时时间后,在t2时刻从低电平跳变到高电平,这一段延时时间td=t2-t1就是死区时间,如图3所示。In power electronic circuits, digital power supply is a hot spot and trend of recent research, and it is also very common to use single-chip microcomputer control. Many microcontrollers with PWM modules cannot generate the push-pull PWM signal required by the push-pull circuit, but they can generate two complementary PWM signals with adjustable dead time. The invention can make the above-mentioned single-chip microcomputer generate the push-pull PWM signal required by the push-pull circuit. Among them, the push-pull PWM signal mentioned in the present invention refers to the PWM signal with the same two-way cycle, the duty ratio is equal, and the phase difference is half a cycle, as shown in Figure 2; the two-way complementary PWM signal refers to the two-way PWM signal. The cycle of the signal is the same, and the signal level state is opposite at any moment, as shown in Figure 1; the dead time means that the PWM signal should jump from low level to high level (high level is active) at time t1 , But in fact, after a delay time, it jumps from low level to high level at time t 2 , this delay time t d =t 2 -t 1 is the dead time, as shown in Figure 3 .
发明内容:Invention content:
在数字电源控制领域,很多含有PWM模块的单片机无法产生推挽电路所需的推挽PWM信号,但却可以产生两路互补的PWM信号并且死区时间可调。为了让前述的单片机产生推挽PWM信号,本发明提出了一种新颖的数字电源的推挽PWM信号的产生电路。In the field of digital power control, many single-chip microcomputers containing PWM modules cannot generate push-pull PWM signals required by push-pull circuits, but they can generate two complementary PWM signals with adjustable dead time. In order to allow the aforementioned single-chip microcomputer to generate a push-pull PWM signal, the present invention proposes a novel generating circuit for a push-pull PWM signal of a digital power supply.
技术方案:Technical solutions:
在数字电源控制领域,很多含有PWM模块的单片机无法产生推挽电路所需的推挽PWM信号,但却可以产生两路互补的PWM信号并且死区时间可调。本发明是让前面所述的单片机产生推挽电路所需的PWM信号的一种新颖的方案。该方案的具体步骤是:第一、使单片机的PWM模块输出两路互补的PWM信号;第二、设置两路互补的PWM信号的占空比均为50%,这样就把互补的PWM信号变成了推挽PWM信号,此时的推挽PWM信号占空比为50%;第三、通过调节死区时间可以使推挽PWM信号的占空比在0~50%之间变化,从而得到所要求的推挽PWM信号。本发明的核心在于设置两路互补的PWM信号占空比为50%,,使之变成占空比为50%的推挽PWM信号,再通过调节死区时间使推挽PWM信号的占空比在0~50%之间变化。In the field of digital power control, many single-chip microcomputers containing PWM modules cannot generate push-pull PWM signals required by push-pull circuits, but they can generate two complementary PWM signals with adjustable dead time. The present invention is a novel scheme for making the aforementioned single-chip microcomputer generate the PWM signal required by the push-pull circuit. The specific steps of the program are: first, make the PWM module of the single-chip microcomputer output two complementary PWM signals; second, set the duty cycle of the two complementary PWM signals to be 50%, so that the complementary PWM signals becomes a push-pull PWM signal, and the duty cycle of the push-pull PWM signal at this time is 50%; thirdly, the duty cycle of the push-pull PWM signal can be changed between 0 and 50% by adjusting the dead time, thus required by the push-pull PWM signal. The core of the present invention is to set the duty cycle of two complementary PWM signals to be 50%, so that it becomes a push-pull PWM signal with a duty cycle of 50%, and then the duty cycle of the push-pull PWM signal is adjusted by adjusting the dead time. The ratio varies from 0 to 50%.
本发明的有益效果:Beneficial effects of the present invention:
在数字电源控制领域,很多含有PWM模块的单片机无法产生推挽电路所需的推挽PWM信号,但却可以产生两路互补的PWM信号并且死区时间可调。本发明是让前面所述的单片机产生推挽电路所需的PWM信号的一种新颖的方案。该方案既满足实际需求,又简洁经济。In the field of digital power control, many single-chip microcomputers containing PWM modules cannot generate push-pull PWM signals required by push-pull circuits, but they can generate two complementary PWM signals with adjustable dead time. The present invention is a novel scheme for making the aforementioned single-chip microcomputer generate the PWM signal required by the push-pull circuit. The scheme not only meets the actual needs, but also is simple and economical.
附图说明:Description of drawings:
图1是两路互补的PWM信号的波形图。Figure 1 is a waveform diagram of two complementary PWM signals.
图2是推挽PWM信号的波形图。Figure 2 is a waveform diagram of a push-pull PWM signal.
图3是死区时间的波形图。Figure 3 is a waveform diagram of the dead time.
具体实施方式:detailed description:
下面结合PIC16F616单片机说明本发明的实施方法。Below in conjunction with PIC16F616 single-chip microcomputer illustrate the implementation method of the present invention.
PIC16F616带有PWM模块,而且死区时间可调。下面的设置可以让PIC16F616单片机输出两路周期为40us,占空比在0~50%之间可调的推挽PWM信号。其具体的实施方案是:第一步,在PIC16F616自带的PWM模块中通过设置寄存器CCP1CON为0x8c来选择半桥模式,输出两路互补的PWM信号;第二步,设置寄存器PR2为119,CCPR1L为60,使两路互补PWM信号的周期为40us,占空比为50%,这样的信号也是两路占空比为50%的推挽PWM信号;第三步,通过改变寄存器PWM1CON的值来调整死区时间,从而输出推挽电路所需的占空比在0~50%之间变化的推挽PWM信号。本发明的核心点在于设置两路互补的PWM信号的占空比为50%,再通过调节死区时间来输出推挽电路所需的推挽PWM信号。。PIC16F616 has a PWM module, and the dead time is adjustable. The following settings allow the PIC16F616 microcontroller to output two push-pull PWM signals with a period of 40us and an adjustable duty cycle between 0 and 50%. Its specific implementation plan is: the first step, in the PWM module that comes with PIC16F616, select the half-bridge mode by setting the register CCP1CON to 0x8c, and output two complementary PWM signals; the second step, set the register PR2 to 119, CCPR1L is 60, so that the period of the two complementary PWM signals is 40us, and the duty cycle is 50%. Such a signal is also a push-pull PWM signal with a duty cycle of 50%. The dead time is adjusted so as to output the push-pull PWM signal whose duty cycle required by the push-pull circuit varies between 0% and 50%. The core point of the present invention is to set the duty cycle of two complementary PWM signals to 50%, and then output the push-pull PWM signal required by the push-pull circuit by adjusting the dead time. .
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210267973.2A CN102751853B (en) | 2012-07-31 | 2012-07-31 | A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210267973.2A CN102751853B (en) | 2012-07-31 | 2012-07-31 | A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102751853A CN102751853A (en) | 2012-10-24 |
| CN102751853B true CN102751853B (en) | 2017-09-05 |
Family
ID=47031813
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210267973.2A Expired - Fee Related CN102751853B (en) | 2012-07-31 | 2012-07-31 | A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102751853B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113098239A (en) * | 2021-03-30 | 2021-07-09 | 深圳市雷能混合集成电路有限公司 | Control method and device of digital power supply |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4348621A (en) * | 1980-01-08 | 1982-09-07 | Danfoss A/S | Control circuit for a multi-phase load |
| CN2458814Y (en) * | 2000-12-12 | 2001-11-07 | 北京通力环电气有限公司 | Full-bridge phase-shift drive |
| CN101019317A (en) * | 2004-08-23 | 2007-08-15 | 密克罗奇普技术公司 | Digital Processor with Pulse Width Modulation Module with Dynamically Adjustable Phase Offset Capability, High Speed Operation, and Simultaneous Update of Multiple PWM Duty Cycle Registers |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4092610A (en) * | 1977-02-17 | 1978-05-30 | Raytheon Company | Modulated carrier amplifying system |
| US5510974A (en) * | 1993-12-28 | 1996-04-23 | Philips Electronics North America Corporation | High frequency push-pull converter with input power factor correction |
| JP2007088926A (en) * | 2005-09-22 | 2007-04-05 | Victor Co Of Japan Ltd | D-class amplifier |
| JP2008172323A (en) * | 2007-01-09 | 2008-07-24 | Nec Electronics Corp | Dead time control circuit |
| CN101388603B (en) * | 2007-09-11 | 2012-01-11 | 华为技术有限公司 | Method and apparatus for regulating power source voltage |
| US20110203779A1 (en) * | 2008-02-15 | 2011-08-25 | Warwick Graham Andrew Dawes | Uninterruptible cooling system and apparatus |
| CN101373937B (en) * | 2008-10-08 | 2010-09-08 | 南京航空航天大学 | Ultrasonic Motor Drive Controller Based on Embedded System-on-a-Chip |
| CN101420189B (en) * | 2008-12-04 | 2012-04-25 | 南通大学 | Ultrasonic motor controlling integrated circuit based on voltage controlled oscillator |
| CN101640526B (en) * | 2009-08-19 | 2012-09-05 | 广州金升阳科技有限公司 | IGBT driving circuit embedded with isolating source |
-
2012
- 2012-07-31 CN CN201210267973.2A patent/CN102751853B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4348621A (en) * | 1980-01-08 | 1982-09-07 | Danfoss A/S | Control circuit for a multi-phase load |
| CN2458814Y (en) * | 2000-12-12 | 2001-11-07 | 北京通力环电气有限公司 | Full-bridge phase-shift drive |
| CN101019317A (en) * | 2004-08-23 | 2007-08-15 | 密克罗奇普技术公司 | Digital Processor with Pulse Width Modulation Module with Dynamically Adjustable Phase Offset Capability, High Speed Operation, and Simultaneous Update of Multiple PWM Duty Cycle Registers |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102751853A (en) | 2012-10-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI508424B (en) | Solar photovoltaic power conversion system and method of operating the same | |
| CN204046407U (en) | A kind of many level IGBT drive circuit | |
| CN203324325U (en) | Controllable signal generator | |
| CN204012657U (en) | A kind of thermal-shutdown circuit of chip | |
| CN103904875A (en) | Digital soft start circuit in switching power source | |
| CN103297001B (en) | A kind of pulse shaper and shaping pulse method | |
| CN102751853B (en) | A Novel Push-Pull PWM Signal Generation Circuit for Digital Power Supply | |
| CN202579259U (en) | Fan rotation speed control circuit with pulse width modulation (PWM) and temperature control functions | |
| JP2014090564A5 (en) | ||
| CN102075177A (en) | Method for producing non-overlapping signal with reasonable dead-zone time | |
| CN206282170U (en) | A kind of alternating-current constant-current source circuit | |
| CN201655252U (en) | LED phase shift circuit, display device and large screen LED | |
| CN205051916U (en) | LED driving circuit and LED driving system employing driving circuit | |
| CN203661014U (en) | Signal duty ratio and period detection system | |
| CN102594309A (en) | Synchronization method for pulse width modulation | |
| CN102891600B (en) | DVS-Buck converter used for digitally controlling output voltage and provided with timed self-calibration function | |
| CN207560242U (en) | Vehicle-mounted Ethernet AVB synchronous clock generators | |
| CN203337732U (en) | Electronic Frequency Counter | |
| CN102723857B (en) | An electric circuit for outputting multipath high precision driving signal | |
| CN202663301U (en) | Digital power supply control circuit and digital power supply applying same | |
| CN203800900U (en) | Low-cost on-chip oscillator | |
| CN105353649B (en) | Direct current transportation analogue system and emulation mode based on MMC | |
| CN202662265U (en) | Liquid crystal display chip and display device | |
| CN102943768A (en) | Fan control circuit | |
| CN103344827A (en) | Electronic frequency counter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 430068 School of electrical and electronic engineering, Hubei University of Technology, 28, South Hongshan, Wuhan, Hubei Applicant after: Hubei Industry University Address before: 430064 School of electrical and electronic engineering, Hubei University of Technology, Wuhan 1, Hubei, Hongshan Province Applicant before: Hubei Industry University Applicant before: Wang Chao |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170905 Termination date: 20180731 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |