[go: up one dir, main page]

CN102761260B - With the booster circuit of low-voltage driving and correlation technique - Google Patents

With the booster circuit of low-voltage driving and correlation technique Download PDF

Info

Publication number
CN102761260B
CN102761260B CN201110118576.4A CN201110118576A CN102761260B CN 102761260 B CN102761260 B CN 102761260B CN 201110118576 A CN201110118576 A CN 201110118576A CN 102761260 B CN102761260 B CN 102761260B
Authority
CN
China
Prior art keywords
voltage
transistor
switch
coupled
booster circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201110118576.4A
Other languages
Chinese (zh)
Other versions
CN102761260A (en
Inventor
林宋宜
潘宣亦
洪国强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MSTAR SEMICONDUCTOR CO Ltd
MStar Software R&D Shenzhen Ltd
Original Assignee
MSTAR SEMICONDUCTOR CO Ltd
MStar Software R&D Shenzhen Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MSTAR SEMICONDUCTOR CO Ltd, MStar Software R&D Shenzhen Ltd filed Critical MSTAR SEMICONDUCTOR CO Ltd
Priority to CN201110118576.4A priority Critical patent/CN102761260B/en
Publication of CN102761260A publication Critical patent/CN102761260A/en
Application granted granted Critical
Publication of CN102761260B publication Critical patent/CN102761260B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

本发明涉及一种以低压驱动的升压电路与相关方法;升压电路包括一电感、一二极管、一电容、一第一开关与一第二开关。第二开关耦接于第一开关与二极管的阳极之间。第一开关依据一开关信号选择性地导通,第二开关随第一开关的导通而导通。

The invention relates to a boost circuit driven by low voltage and a related method; the boost circuit includes an inductor, a diode, a capacitor, a first switch and a second switch. The second switch is coupled between the first switch and the anode of the diode. The first switch is selectively turned on according to a switch signal, and the second switch is turned on when the first switch is turned on.

Description

以低压驱动的升压电路与相关方法Boost circuit driven by low voltage and related method

技术领域 technical field

本发明是有关于一种低压驱动的升压电路与相关方法,且特别是有关于一种设置迭接开关晶体管而可使用低电压开关信号控制的低压驱动升压电路与相关方法。The present invention relates to a low-voltage driven boost circuit and a related method, and in particular to a low-voltage driven boost circuit and related method which are provided with stacked switching transistors and can be controlled by a low-voltage switching signal.

背景技术 Background technique

升压电路用以将一较低的直流电压升高为一较高的直流电压,广泛用于各种需要高电压的应用。The boost circuit is used to boost a lower DC voltage to a higher DC voltage, and is widely used in various applications requiring high voltage.

请参照图1,其示意了一已知升压电路10。升压电路10设有一电感L0、一二极管D0、一晶体管M0与一电容C0,用以将较低的直流电压Vi升压为节点nd4的较高直流电压Vo。晶体管M0为开关晶体管,其栅极受控于一开关信号sw1,依据开关信号sw1选择性地在节点nd3与地端电压GND之间导通。图1也示意了开关信号sw1的波形时序,其横轴为时间,纵轴为信号的电压大小。开关信号sw1可以依照一周期T周期性地控制晶体管M0;在每一周期T内,开关信号sw1在时段Ton中以电压Vi0使晶体管M0导通,其余时间则以地端电压GND使晶体管M0关闭不导通。Please refer to FIG. 1 , which illustrates a known boost circuit 10 . The boost circuit 10 is provided with an inductor L0 , a diode D0 , a transistor M0 and a capacitor C0 for boosting the lower DC voltage Vi to a higher DC voltage Vo at the node nd4 . The transistor M0 is a switch transistor, the gate of which is controlled by a switch signal sw1, and selectively conducts between the node nd3 and the ground voltage GND according to the switch signal sw1. FIG. 1 also shows the timing sequence of the waveform of the switch signal sw1, the horizontal axis is time, and the vertical axis is the voltage of the signal. The switch signal sw1 can periodically control the transistor M0 according to a period T; in each period T, the switch signal sw1 turns on the transistor M0 with the voltage Vi0 in the period Ton, and turns off the transistor M0 with the ground voltage GND in the rest of the time Not conducting.

当晶体管M0导通时,节点nd3被导通至地端电压GND,电压Vi会在电感L0中充入磁能。当开关信号sw1使晶体管M0关闭而停止导通时,电感L0的磁能就能经由顺向导通的二极管D0释放至电容C0,以在节点nd4支持电压Vo,使电压Vo得以高于电压Vi。时段Ton与周期T的比值(即所谓的工作周期,dutycycle)可控制电压Vo与电压Vi间的比值;时段Ton的时间长短越接近周期T,控制电压Vo就越高。举例而言,电压Vi可以是12伏特;经由开关信号sw1的工作周控制,电压Vo可以为60伏特。When the transistor M0 is turned on, the node nd3 is turned on to the ground voltage GND, and the voltage Vi will charge magnetic energy in the inductor L0. When the switching signal sw1 turns off the transistor M0 and stops conduction, the magnetic energy of the inductor L0 can be released to the capacitor C0 through the forward-conducting diode D0 to support the voltage Vo at the node nd4, so that the voltage Vo can be higher than the voltage Vi. The ratio of the period Ton to the period T (the so-called duty cycle) can control the ratio between the voltage Vo and the voltage Vi; the closer the period Ton is to the period T, the higher the control voltage Vo is. For example, the voltage Vi can be 12 volts; the voltage Vo can be 60 volts through the duty cycle control of the switching signal sw1.

不过,当晶体管M0不导通时,节点nd3的电压会是二极管D0的跨压加上电压Vo,使晶体管M0在节点nd3的漏极电压将会超过电压Vo;此时,由于晶体管M0的漏极电压与栅极电压均等于地端电压GND,故晶体管M0的各极间需承受很大的电压差异。因此,晶体管M0必须是一个具有高额定电压(voltagerating)、能耐受高电压的功率晶体管。然而,高额定晶体管M0要被驱动导通时,其临限电压也较高。为因应晶体管M0的较高临限电压,开关信号sw1在时段Ton中也需要以较高的电压Vi0才足以使晶体管M0导通。举例而言,在电压Vi与Vo分别为12与60伏特的应用中,晶体管M0的临限电压会是5伏特或更高。However, when the transistor M0 is not turned on, the voltage of the node nd3 will be the voltage across the diode D0 plus the voltage Vo, so that the drain voltage of the transistor M0 at the node nd3 will exceed the voltage Vo; at this time, due to the drain voltage of the transistor M0 Both the electrode voltage and the gate voltage are equal to the ground terminal voltage GND, so each electrode of the transistor M0 needs to withstand a large voltage difference. Therefore, the transistor M0 must be a power transistor with a high voltage rating and can withstand high voltage. However, the higher rated transistor M0 also has a higher threshold voltage when it is to be driven on. To cope with the higher threshold voltage of the transistor M0 , the switch signal sw1 also needs to have a higher voltage Vi0 in the period Ton to turn on the transistor M0 . For example, in an application where the voltages Vi and Vo are 12 and 60 volts respectively, the threshold voltage of the transistor M0 will be 5 volts or higher.

升压电路10会搭配一控制芯片14以控制电压Vo的大小;控制芯片14会调整开关信号sw1的工作周期(与频率),藉此控制电压Vo。然而,由于开关信号sw1所需的电压Vi0已经超过控制芯片14能输出的信号电压,故控制芯片14无法直接控制升压电路10。在控制芯片14所能输出的开关信号sw0中,其信号大小只能在电压VH与GND间变化,但电压VH未超越晶体管M0的临限电压,不足以使晶体管M0导通。The boost circuit 10 is equipped with a control chip 14 to control the magnitude of the voltage Vo; the control chip 14 adjusts the duty cycle (and frequency) of the switch signal sw1 to control the voltage Vo. However, since the voltage Vi0 required by the switching signal sw1 has exceeded the output signal voltage of the control chip 14 , the control chip 14 cannot directly control the boost circuit 10 . The switch signal sw0 output by the control chip 14 can only vary between the voltage VH and GND, but the voltage VH does not exceed the threshold voltage of the transistor M0, which is not enough to turn on the transistor M0.

因此,已知升压电路10还需搭配一电位位移器12。电位位移器12运作于电压Vi0与地端电压GND之间,设有电阻Rp1、Rp2与Rp3以及晶体管Q1、Q2与Q3,以将节点nd1的低电压开关信号sw0转换为节点nd2的高电压开关信号sw1。经由电位位移器12的运作,开关信号sw1才能用较高的电压Vi0(高于电压VH)来导通晶体管M0。举例而言,为了在电压Vo为60伏特的应用中具有足够的额定,晶体管M0临限电压会增加至5伏特以上,但在控制芯片14输出的开关信号sw0中,电压VH只有3伏特,不足以直接驱动晶体管M0。是故,已知技术需运用电位位移器12,以将开关信号sw1的电压Vi0提升至12伏特。Therefore, the conventional boost circuit 10 needs to be equipped with a potential shifter 12 . The potentiometer 12 operates between the voltage Vi0 and the ground voltage GND, and is provided with resistors Rp1, Rp2, and Rp3 and transistors Q1, Q2, and Q3 to convert the low-voltage switch signal sw0 at the node nd1 into a high-voltage switch at the node nd2 Signal sw1. Through the operation of the potentiometer 12, the switch signal sw1 can turn on the transistor M0 with a higher voltage Vi0 (higher than the voltage VH). For example, in order to have a sufficient rating in an application where the voltage Vo is 60 volts, the threshold voltage of the transistor M0 will be increased to more than 5 volts, but in the switching signal sw0 output by the control chip 14, the voltage VH is only 3 volts, which is insufficient to directly drive transistor M0. Therefore, the prior art needs to use the potentiometer 12 to increase the voltage Vi0 of the switch signal sw1 to 12 volts.

因为已知升压电路10需搭配电位位移器12,故图1已知升压技术需使用较多的电路元件,占用较大的电路面积,也增加升压技术的成本。再者,较多的电路元件会因电阻电容延迟效应导致反应时间变慢;当开关信号sw0输入电位位移器12,于输出端产生的开关信号sw1的脉冲上升沿和下降沿就会因此发生延迟,影响开关信号sw1的响应速度,使其无法快速地在电压Vi0与GND之间切换;连带地,周期T无法缩短,开关信号sw1的频率也就无法提高。Because the known boost circuit 10 needs to be equipped with the potential shifter 12 , the known boost technology shown in FIG. 1 needs to use more circuit components, occupies a larger circuit area, and increases the cost of the boost technology. Furthermore, more circuit elements will slow down the response time due to the delay effect of resistors and capacitors; when the switching signal sw0 is input into the potentiometer 12, the rising and falling edges of the switching signal sw1 generated at the output end will be delayed accordingly. , affects the response speed of the switch signal sw1, making it impossible to quickly switch between the voltage Vi0 and GND; jointly, the period T cannot be shortened, and the frequency of the switch signal sw1 cannot be increased.

在以电感搭配开关晶体管的升压技术中,以高频开关信号驱动开关晶体管进行高频切换能带来许多优点;举例而言,电感的尺寸可以缩减,电磁干扰(EMI)可以降低,能量运用的效率也能提升。然而,图1已知升压技术无法适用高频切换。较佳的开关信号频率在百万赫兹左右,但图1已知技术的开关信号频率只能达到数十千个赫兹。In the boost technology using an inductor with a switching transistor, driving the switching transistor with a high-frequency switching signal for high-frequency switching can bring many advantages; for example, the size of the inductor can be reduced, the electromagnetic interference (EMI) can be reduced, and the energy utilization efficiency can also be improved. However, the known boost technology shown in Fig. 1 cannot be applied to high-frequency switching. The preferred switching signal frequency is around one million hertz, but the switching signal frequency in the known technology shown in FIG. 1 can only reach tens of thousands of hertz.

再者,当晶体管M0在导通与关闭间切换时,节点nd3的电压变化情形也不利于高频切换。在晶体管M0的栅极与漏极间有寄生的电容Cgd,如图1所示。当晶体管M0导通时,在电容Cgd的两端,节点nd2与nd3的电压分别为电压Vi0与电压GND;当晶体管M0不导通时,节点nd2的电压转变为电压GND,节点nd3的电压则要转变至超过电压Vo。举例而言,在Vo为60伏特的例子中,当晶体管M0由导通切换至关闭时,节点nd3的电压要由地端电压GND的0伏特升高至超过60伏特。也就是说,当晶体管M0切换时,节点nd2与nd3间的电压差有剧烈的变化;开关信号sw1需要耗费较长的时间对电容Cgd充放电才能达成此变化,进而达成驱动晶体管M0的切换。这也成为已知升压技术无法高频切换的原因之一。Furthermore, when the transistor M0 is switched between on and off, the voltage variation of the node nd3 is not conducive to high-frequency switching. There is a parasitic capacitance Cgd between the gate and the drain of the transistor M0, as shown in FIG. 1 . When the transistor M0 is turned on, the voltages of the nodes nd2 and nd3 are respectively the voltage Vi0 and the voltage GND at both ends of the capacitor Cgd; when the transistor M0 is not turned on, the voltage of the node nd2 changes to the voltage GND, and the voltage of the node nd3 becomes To transition to a voltage exceeding Vo. For example, in the case where Vo is 60 volts, when the transistor M0 is switched from on to off, the voltage of the node nd3 will increase from 0 volts of the ground voltage GND to over 60 volts. That is to say, when the transistor M0 switches, the voltage difference between the nodes nd2 and nd3 changes dramatically; the switching signal sw1 needs to spend a long time charging and discharging the capacitor Cgd to achieve this change, and then achieve the switching of the driving transistor M0. This has also become one of the reasons why the known boost technology cannot be switched at high frequency.

发明内容 Contents of the invention

本发明提供一种升压电路与相关方法,以改善已知技术的缺点,实现电路精简、可以高频切换的升压技术。The invention provides a voltage boosting circuit and a related method to improve the disadvantages of the known technology and realize the voltage boosting technology with simplified circuit and high-frequency switching.

本发明的目的是提供一种以低压驱动的升压电路,设有一电感、一二极管、一电容、一第一开关与一第二开关。电感耦接于一第一电压与一第一节点之间,二极管的阳极与阴极分别耦接第一节点与一第二节点。电容耦接第二节点。第一开关可以包括一第一晶体管,具有第一漏极、第一源极与第一栅极,分别耦接第一开关的一第一通道端、一第二通道端与一第一控制端。第一控制端耦接一开关信号,第一开关依据开关信号选择性地在第一通道端与第二通道端间导通。第二开关可以包括一第二晶体管,具有第二漏极、第二源极与第二栅极,分别耦接第二开关的一第三通道端、一第四通道端与一第二控制端。第三通道端、第四通道端与第二控制端又分别耦接第一节点、第丨通道端与一第二电压。当第一开关于第一通道端与第二通道端间导通时,第二开关于第三通道端与第四通道端间导通;当第一开关停止于第一通道端与第二通道端间导通,第二开关停止于第三通道端与第四通道端间导通。The purpose of the present invention is to provide a boost circuit driven by low voltage, which is provided with an inductor, a diode, a capacitor, a first switch and a second switch. The inductor is coupled between a first voltage and a first node, and the anode and cathode of the diode are respectively coupled to the first node and a second node. The capacitor is coupled to the second node. The first switch may include a first transistor having a first drain, a first source and a first gate, respectively coupled to a first channel terminal, a second channel terminal and a first control terminal of the first switch . The first control end is coupled to a switch signal, and the first switch selectively conducts between the first channel end and the second channel end according to the switch signal. The second switch may include a second transistor having a second drain, a second source and a second gate, respectively coupled to a third channel terminal, a fourth channel terminal and a second control terminal of the second switch . The third channel terminal, the fourth channel terminal and the second control terminal are respectively coupled to the first node, the first channel terminal and a second voltage. When the first switch conducts between the first channel end and the second channel end, the second switch conducts between the third channel end and the fourth channel end; when the first switch stops between the first channel end and the second channel end The second switch stops conducting between the third channel end and the fourth channel end.

第二电压可以是一直流电压,且可以等于第一电压。当第一栅极与第一源极间的跨压大于一第一临限电压时,第一晶体管于第一漏极与第一源极间导通。当第二栅极与第二源极间的跨压大于一第二临限电压时,第二晶体管于第二漏极与第二源极间导通。当第一开关停止于第一通道端与第二通道端间导通时,第二开关使第一通道端的电压小于第二电压。因此,第一晶体管可以是低额定、低临限电压的晶体管,亦即,第一临限电压可以小于第二临限电压。所以,第一晶体管可直接受控于控制芯片的低电压开关信号。The second voltage may be a DC voltage, and may be equal to the first voltage. When the cross voltage between the first gate and the first source is greater than a first threshold voltage, the first transistor is turned on between the first drain and the first source. When the cross voltage between the second gate and the second source is greater than a second threshold voltage, the second transistor is turned on between the second drain and the second source. When the first switch stops conducting between the first channel end and the second channel end, the second switch makes the voltage at the first channel end less than the second voltage. Therefore, the first transistor may be a low-rated, low-threshold voltage transistor, ie, the first threshold voltage may be smaller than the second threshold voltage. Therefore, the first transistor can be directly controlled by the low-voltage switching signal of the control chip.

配合控制芯片,升压电路中可增设一电压检测电路及/或一电流检测电路。电压检测电路依据第二节点的电压而于一分压节点提供一电压检测信号。举例而言,电压检测电路中可设置一第一电阻与一第二电阻,第一电阻耦接于第二节点与分压节点之间,第二电阻耦接于分压节点与地端电压之间。电流检测电路耦接于第一开关,依据第二通道端的电流提供一电流检测信号;举例而言,电流检测电路可以设置一电阻,耦接于第二通道端与一地端电压之间,使第二通道端的电流大小关联于第二通道端的电压,而第二通道端的电压即可作为电流检测信号。电压检测信号与电流检测信号可传输至控制芯片,让控制芯片据以调整开关信号的时序(如工作周期及/或频率),以反馈控制升压电路于第二节点的输出电压。Cooperating with the control chip, a voltage detection circuit and/or a current detection circuit can be added in the boost circuit. The voltage detection circuit provides a voltage detection signal at a voltage dividing node according to the voltage of the second node. For example, a first resistor and a second resistor can be set in the voltage detection circuit, the first resistor is coupled between the second node and the voltage dividing node, and the second resistor is coupled between the voltage dividing node and the ground terminal voltage between. The current detection circuit is coupled to the first switch, and provides a current detection signal according to the current at the second channel end; for example, the current detection circuit can be provided with a resistor, coupled between the second channel end and a ground voltage, so The magnitude of the current at the second channel end is related to the voltage at the second channel end, and the voltage at the second channel end can be used as a current detection signal. The voltage detection signal and the current detection signal can be transmitted to the control chip, so that the control chip adjusts the timing (such as duty cycle and/or frequency) of the switching signal accordingly, and feedback controls the output voltage of the boost circuit at the second node.

本发明的又一目的是提供一种以低压控制/驱动一升压电路的方法。升压电路接收一第一电压以提供一输出电压,并设有一第二晶体管,此第二晶体管具有一第二栅极与一第二源极。而该方法包括:提供一第一晶体管,其具有一第一栅极与一第一漏极,而第一漏极耦接第二源极;并且,以芯片提供一低压开关信号至第一栅极,以选择性地导通第一晶体管;当开关信号使第一晶体管与该第二晶体管不导通,致使输出电压高于第一电压。再者,使第二栅极耦接至一第二电压,第二电压可以是一直流电压,亦可以等于第一电压。为进行反馈控制,可以提供一电压检测电路,耦接升压电路提供输出电压的第二节点,依据输出电压提供一电压检测信号,并以芯片接收此电压检测信号。以及/或者,提供一电流检测电路,耦接第一晶体管,依据第一漏极的电流提供一电流检测信号,并以芯片接收电流检测信号。Another object of the present invention is to provide a method of controlling/driving a boost circuit at low voltage. The boost circuit receives a first voltage to provide an output voltage, and is provided with a second transistor, and the second transistor has a second gate and a second source. The method includes: providing a first transistor, which has a first gate and a first drain, and the first drain is coupled to the second source; and, using the chip to provide a low-voltage switching signal to the first gate pole to selectively turn on the first transistor; when the switch signal makes the first transistor and the second transistor non-conductive, the output voltage is higher than the first voltage. Furthermore, the second gate is coupled to a second voltage, and the second voltage can be a DC voltage, or can be equal to the first voltage. For feedback control, a voltage detection circuit can be provided, coupled to the second node of the boost circuit to provide the output voltage, a voltage detection signal is provided according to the output voltage, and the voltage detection signal is received by the chip. And/or, provide a current detection circuit, coupled to the first transistor, provide a current detection signal according to the current of the first drain, and receive the current detection signal by the chip.

为了对本发明的上述及其他方面有更佳的了解,下文特举较佳实施例,并配合附图,作详细说明如下:In order to have a better understanding of the above-mentioned and other aspects of the present invention, the preferred embodiments are specifically cited below, together with the accompanying drawings, and are described in detail as follows:

附图说明 Description of drawings

图1绘示了一已知升压电路。FIG. 1 illustrates a known boost circuit.

图2是依据本发明一实施例的升压电路。FIG. 2 is a boost circuit according to an embodiment of the invention.

图3是依据本发明另一实施例的升压电路。FIG. 3 is a boost circuit according to another embodiment of the present invention.

主要元件符号说明Description of main component symbols

10、20、30:升压电路10, 20, 30: boost circuit

12:电位位移器12: Potential shifter

14、36:芯片14, 36: chip

22、24:开关22, 24: switch

32:电压检测电路32: Voltage detection circuit

34:电流检测电路34: Current detection circuit

Vi0、Vi、Vi2、Vo、VH、GND、Vn4、Vn5:电压Vi0, Vi, Vi2, Vo, VH, GND, Vn4, Vn5: Voltage

nd1-nd4、n1-n5:节点nd1-nd4, n1-n5: nodes

Q1-Q3、M0-M2:晶体管Q1-Q3, M0-M2: Transistors

D0、D:二极管D0, D: diode

C0、C、Cc、Cgd:电容C0, C, Cc, Cgd: capacitance

L0、L:电感L0, L: inductance

Rp1-Rp3、R1-R3:电阻Rp1-Rp3, R1-R3: Resistors

sw0-sw1、sw:开关信号sw0-sw1, sw: switch signal

Ton:时段Ton: time period

T:周期T: period

具体实施方式 detailed description

请参考图2,其所示意的是依据本发明一实施例的升压电路20。升压电路20汲取电压Vi而于节点n2提供一输出电压Vo。升压电路20设有一电感L、一二极管D、一电容C与两开关22与24。Please refer to FIG. 2 , which illustrates a boost circuit 20 according to an embodiment of the present invention. The boost circuit 20 draws the voltage Vi to provide an output voltage Vo at the node n2. The boost circuit 20 is provided with an inductor L, a diode D, a capacitor C and two switches 22 and 24 .

在升压电路20中,电感L耦接于电压Vi与节点n1之间。二极管D可以是一肖特基二极管(Schottkydiode),其阳极与阴极分别耦接节点n1与节点n2。电容C耦接于节点n2与地端电压GND之间。开关22可用晶体管M1实现;晶体管M1可以是一n通道金氧半晶体管,其漏极、源极与栅极作为开关22的两通道端与一控制端,分别耦接节点n3、n4与开关信号sw,使开关22得以依据开关信号sw而选择性地在节点n3与n4间导通。另一开关24可用晶体管M2实现;晶体管M2可以是一n通道金氧半晶体管,其漏极、源极与栅极为开关24的两通道端与一控制端,分别耦接节点n1、n3与一电压Vi2。电压Vi2可以是一直流电压;在一实施例中,电压Vi2可以等于电压Vi。In the boost circuit 20, the inductor L is coupled between the voltage Vi and the node n1. The diode D can be a Schottky diode, and its anode and cathode are coupled to the node n1 and the node n2 respectively. The capacitor C is coupled between the node n2 and the ground voltage GND. The switch 22 can be realized by a transistor M1; the transistor M1 can be an n-channel metal-oxide-semiconductor transistor, and its drain, source, and gate serve as two channel ends and a control end of the switch 22, and are respectively coupled to the nodes n3, n4 and the switch signal sw, so that the switch 22 can be selectively turned on between the nodes n3 and n4 according to the switch signal sw. Another switch 24 can be realized by transistor M2; transistor M2 can be an n-channel metal oxide semi-transistor, and its drain, source and gate are two channel terminals and a control terminal of switch 24, respectively coupled to nodes n1, n3 and a Voltage Vi2. The voltage Vi2 may be a DC voltage; in one embodiment, the voltage Vi2 may be equal to the voltage Vi.

在一实施例中,晶体管M1可以是一额定电压较低、面积较小、临限电压较低的晶体管;晶体管M2可以是一额定电压较高、临限电压较大的功率晶体管。由于晶体管M1的临限电压较低,可以直接用低电压的开关信号控制其导通。In an embodiment, the transistor M1 may be a transistor with a lower rated voltage, a smaller area, and a lower threshold voltage; the transistor M2 may be a power transistor with a higher rated voltage and a larger threshold voltage. Since the threshold voltage of the transistor M1 is relatively low, it can be directly controlled to be turned on by a low-voltage switching signal.

升压电路20的运作可描述如下。晶体管M1受控于开关信号sw;当开关信号sw使晶体管M1导通时,晶体管M1将节点n3导通至节点n4的地端电压GND。对晶体管M2而言,其源极于节点n3的电压被导通至地端电压GND,但其栅极维持电压Vi2,故其栅极与源极间跨压足以超越晶体管M2的临限电压,使晶体管M2也随晶体管M1一起导通,将节点n1导通至地端电压GND。如此,电压Vi就会在电感L中充入磁能。The operation of the boost circuit 20 can be described as follows. The transistor M1 is controlled by the switch signal sw; when the switch signal sw turns on the transistor M1, the transistor M1 turns on the node n3 to the ground voltage GND of the node n4. For the transistor M2, the source voltage of the node n3 is turned on to the ground voltage GND, but the gate maintains the voltage Vi2, so the cross voltage between the gate and the source is sufficient to exceed the threshold voltage of the transistor M2, The transistor M2 is also turned on together with the transistor M1, and the node n1 is turned on to the ground voltage GND. In this way, the voltage Vi will charge the magnetic energy in the inductor L.

当开关信号sw使晶体管M1关闭不导通时,节点n3不再导通于地端电压GND。晶体管M2会向节点n3充电,使节点n3的电压上升;随着节点n3的电压上升,晶体管M2的栅极与源极间跨压也会逐渐减少。当晶体管M2的栅极与源极间跨压小于晶体管M2的临限电压,晶体管M2就会关闭而停止导通。如此,电感L中的磁能就能经由二极管D而释放,以在节点n2支持电压Vo,达成升压的目的。When the switch signal sw makes the transistor M1 off and non-conductive, the node n3 is no longer conductive to the ground voltage GND. The transistor M2 will charge the node n3 to increase the voltage of the node n3; as the voltage of the node n3 increases, the cross voltage between the gate and the source of the transistor M2 will gradually decrease. When the voltage across the gate and source of the transistor M2 is lower than the threshold voltage of the transistor M2, the transistor M2 is turned off and stops conducting. In this way, the magnetic energy in the inductor L can be released through the diode D to support the voltage Vo at the node n2 to achieve the purpose of boosting the voltage.

在一实施例中,电压Vi与Vi2可以等于12伏特;配合开关信号sw的工作周期设定,电压Vo则可以高达60伏特。因此,晶体管M2可以是一高额定电压的功率晶体管,足以承受节点n1的高电压。对晶体管M2而言,当晶体管M1将节点n3导通至地端电压GND时,晶体管M2的栅极电压Vi2(如12伏特)足以超越晶体管M2的临限电压(例如是5伏特),使晶体管M2能被顺利导通。In one embodiment, the voltages Vi and Vi2 can be equal to 12 volts; in accordance with the setting of the duty cycle of the switch signal sw, the voltage Vo can be as high as 60 volts. Therefore, the transistor M2 can be a power transistor with a high voltage rating, which is sufficient to withstand the high voltage of the node n1. For the transistor M2, when the transistor M1 conducts the node n3 to the ground voltage GND, the gate voltage Vi2 (such as 12 volts) of the transistor M2 is sufficient to exceed the threshold voltage of the transistor M2 (such as 5 volts), so that the transistor M2 M2 can be successfully turned on.

再者,由于晶体管M1被迭接于晶体管M2的源极之下,晶体管M1在节点n3的漏极不必承受电压Vo的高电压。当晶体管M2与M1不导通时,节点n3的电压会低于电压Vi2(如12伏特),故晶体管M1不需要是高额定的功率晶体管;晶体管M1可以是一个面积小、低额定的晶体管,故其临限电压也较低。因为晶体管M1的临限电压较低,故可直接用低电压的开关信号sw控制其导通。举例而言,开关信号sw可以是直接由控制芯片输出的信号;例如,开关信号sw是在0伏特与3伏特间切换的信号。如此,控制芯片就可以直接经由低压驱动之晶体管M1与高压驱动的晶体管M2组合控制升压的运作,不需经由电位位移器等电路才能控制升压电路的运作。Furthermore, since the transistor M1 is cascaded under the source of the transistor M2, the drain of the transistor M1 at the node n3 does not need to withstand the high voltage of the voltage Vo. When the transistors M2 and M1 are not conducting, the voltage of the node n3 will be lower than the voltage Vi2 (such as 12 volts), so the transistor M1 does not need to be a high-rated power transistor; the transistor M1 can be a small-area, low-rated transistor, Therefore, its threshold voltage is also lower. Because the threshold voltage of the transistor M1 is relatively low, it can be directly turned on by a low-voltage switching signal sw. For example, the switch signal sw may be a signal directly output by the control chip; for example, the switch signal sw is a signal switched between 0 volts and 3 volts. In this way, the control chip can directly control the operation of the booster through the combination of the transistor M1 driven by the low voltage and the transistor M2 driven by the high voltage, without going through a circuit such as a potential shifter to control the operation of the booster circuit.

由于本发明升压技术可以不再需要电位位移器,故可施用高频切换,让升压电路20得以体现高频切换的各种优点。再者,本发明升压电路的电路架构设计也有助于高频切换的实现。当晶体管M1由导通切换为关闭时,其在节点n3的漏极电压不会高于电压Vi2(如12伏特),远小于电压Vo(如60伏特)。也就是说,当晶体管M1在导通与关闭间切换时,其漏极电压的变化不大。因此,对晶体管M1而言,其栅极漏极寄生电容上的米勒效应(Millereffect)会减轻;开关信号sw可以快速地对晶体管M1的栅极漏极寄生电容完成必要的充放电,让晶体管M1可以快速地在导通与关闭之间切换,进而实现高频切换的升压。Since the voltage boosting technology of the present invention does not need a potentiometer, high-frequency switching can be applied, so that the boosting circuit 20 can realize various advantages of high-frequency switching. Furthermore, the circuit architecture design of the boost circuit of the present invention is also helpful for realizing high-frequency switching. When the transistor M1 is switched from on to off, the drain voltage at the node n3 will not be higher than the voltage Vi2 (eg, 12V), and much lower than the voltage Vo (eg, 60V). That is to say, when the transistor M1 is switched between on and off, its drain voltage does not change much. Therefore, for the transistor M1, the Miller effect on its gate-drain parasitic capacitance will be reduced; the switching signal sw can quickly complete the necessary charging and discharging of the gate-drain parasitic capacitance of the transistor M1, so that the transistor M1 can quickly switch between on and off, thereby realizing a high-frequency switching boost.

请参考图3,其是依据本发明另一实施例的升压电路30。升压电路30可直接受控于一芯片36;芯片36可以是一控制芯片或驱动芯片。类似图2升压电路20,升压电路30设有电感L、二极管D、电容C以及作为开关的晶体管M1与M2,以汲取电压Vi而提供输出的电压Vo;升压电路30的升压运作可由升压电路20的原理类推而得,于此不再赘述。Please refer to FIG. 3 , which is a boost circuit 30 according to another embodiment of the present invention. The boost circuit 30 can be directly controlled by a chip 36; the chip 36 can be a control chip or a driver chip. Similar to the boost circuit 20 in FIG. 2, the boost circuit 30 is provided with an inductor L, a diode D, a capacitor C, and transistors M1 and M2 as switches to draw the voltage Vi to provide an output voltage Vo; the boost operation of the boost circuit 30 It can be derived by analogy from the principle of the boost circuit 20 , and will not be repeated here.

如图3所示,升压电路30直接受控于芯片36所输出的开关信号sw。为配合芯片36对升压运作的控制,升压电路30可设置一电压检测电路32及一电流检测电路34。电压检测电路32依据电压Vo而提供一电压检测信号,以反应电压Vo的大小。在图3的实施例中,电压检测电路32设有两电阻R1、R2与一电容Cc;电阻R1耦接于节点n2与n5之间,电阻R2耦接于节点n5与地端电压GND之间,电容Cc亦耦接于节点n5与地端电压GND之间。电阻R1与R2间的节点n5可视为一分压节点,两者对电压Vo分压,而节点n5的电压Vn5就可以作为一电压检测信号,以反应电压Vo的电压大小。电压Vn5可以传输至芯片36,以作为反馈控制的依据;电容Cc则用以维持反馈系统的稳定度。As shown in FIG. 3 , the boost circuit 30 is directly controlled by the switch signal sw output by the chip 36 . In order to cooperate with the chip 36 to control the boosting operation, the boosting circuit 30 can be provided with a voltage detection circuit 32 and a current detection circuit 34 . The voltage detection circuit 32 provides a voltage detection signal according to the voltage Vo to reflect the magnitude of the voltage Vo. In the embodiment of FIG. 3, the voltage detection circuit 32 is provided with two resistors R1, R2 and a capacitor Cc; the resistor R1 is coupled between the nodes n2 and n5, and the resistor R2 is coupled between the node n5 and the ground voltage GND , the capacitor Cc is also coupled between the node n5 and the ground voltage GND. The node n5 between the resistors R1 and R2 can be regarded as a voltage dividing node, both of which divide the voltage Vo, and the voltage Vn5 of the node n5 can be used as a voltage detection signal to reflect the voltage of the voltage Vo. The voltage Vn5 can be transmitted to the chip 36 as a basis for feedback control; the capacitor Cc is used to maintain the stability of the feedback system.

电流检测电路34耦接于晶体管M1,依据晶体管M1的电流提供一电流检测信号。在图3的实施例中,电流检测电路34中设有一电阻R3,耦接于节点n4与地端电压GND之间,使晶体管M1的电流大小关联于节点n4的电压Vn4,而电压Vn4即可作为电流检测信号。电压Vn4亦可传输至芯片36,作为反馈控制的另一个依据。The current detection circuit 34 is coupled to the transistor M1, and provides a current detection signal according to the current of the transistor M1. In the embodiment of FIG. 3, a resistor R3 is provided in the current detection circuit 34, which is coupled between the node n4 and the ground voltage GND, so that the current of the transistor M1 is related to the voltage Vn4 of the node n4, and the voltage Vn4 can be as a current sense signal. The voltage Vn4 can also be transmitted to the chip 36 as another basis for feedback control.

依据电压Vn5与Vn4的电压检测信号与电流检测信号,芯片36可据以调整开关信号sw的时序(如工作周及/或频率),藉此反馈控制升压电路30的升压运作(如电压Vo的大小)。According to the voltage detection signal and current detection signal of the voltages Vn5 and Vn4, the chip 36 can adjust the timing (such as the duty cycle and/or frequency) of the switching signal sw, thereby feedback-controlling the boosting operation of the boosting circuit 30 (such as the voltage size of Vo).

总结来说,相较于已知升压电路与升压技术,本发明升压电路采用二重开关晶体管迭接的架构,故本发明升压电路可直接受控于芯片的开关信号,不仅能节省升压运作的成本与电路面积,还能提高升压开关频率,实现高频切换。本发明升压技术适用于各种需要高电压的应用,例如说是用来驱动显示面板的发光二极管串(LEDstring)。To sum up, compared with the known boost circuit and boost technology, the boost circuit of the present invention adopts the structure of double switching transistor stacking, so the boost circuit of the present invention can be directly controlled by the switch signal of the chip, not only can The cost and circuit area of the boost operation are saved, and the switching frequency of the boost boost can be increased to realize high-frequency switching. The boosting technology of the present invention is applicable to various applications requiring high voltage, for example, it is used to drive LED strings of display panels.

综上所述,虽然本发明已以较佳实施例揭示如上,然其并非用以限定本发明。本发明所属技术领域中具有通常知识者,在不脱离本发明的精神和范围内,当可作各种的更动与润饰。因此,本发明的保护范围当由权利要求书所界定为准。To sum up, although the present invention has been disclosed above with preferred embodiments, it is not intended to limit the present invention. Those skilled in the art of the present invention may make various changes and modifications without departing from the spirit and scope of the present invention. Therefore, the protection scope of the present invention should be defined by the claims.

Claims (15)

1., with a booster circuit for low-voltage driving, comprise:
One inductance, is coupled between one first voltage and a primary nodal point;
One diode, has an anode and a negative electrode, and this anode couples this primary nodal point, and this negative electrode couples a secondary nodal point;
One electric capacity, couples this secondary nodal point;
One first switch, has a first passage end, a second channel end and one first control end;This first control end couples a switching signal, and this first switch optionally turns on according to this switching signal between this first passage end and this second channel end;
One second switch, have a third channel end, a fourth lane end and one second controls end, it is respectively coupled to this primary nodal point, this first passage end and one second voltage, wherein, when this first switch between this first passage end and this second channel end conducting time, this second switch turns between this third channel end and this fourth lane end;Turning between this first passage end and this second channel end when this first switch stops at, this second switch stops at and turns between this third channel end and this fourth lane end;
Wherein this first switch comprises a first transistor, has one first drain electrode, one first source electrode and a first grid, is respectively coupled to this first passage end, this second channel end and this first control end;When cross-pressure when between this first grid and this first source electrode is more than first limit voltage, the conducting between this first drain electrode and this first source electrode of this first transistor;This second switch comprises a transistor seconds, and this transistor seconds has one second drain electrode, one second source electrode and a second grid, is respectively coupled to this third channel end, this fourth lane end and this second control end;When cross-pressure when between this second grid and this second source electrode is more than second limit voltage, the conducting between this second drain electrode and this second source electrode of this transistor seconds;Wherein this first limit voltage is less than this second limit voltage, and this first limit voltage is low to moderate makes this first transistor can be turned on by the cross-pressure of 3 volts between this first grid and this first source electrode, and this second limit voltage is equal to 5 volts.
2. booster circuit as claimed in claim 1, it is characterised in that this second voltage is a DC voltage.
3. booster circuit as claimed in claim 1, it is characterised in that this second voltage is equal to this first voltage.
4. booster circuit as claimed in claim 1, it is characterised in that when this first switch stops at conducting between this first passage end and this second channel end, this second switch makes the voltage of this first passage end less than this second voltage.
5. booster circuit as claimed in claim 1, it is characterised in that also comprise:
One voltage detecting circuit, provides a voltage detection signal according to the voltage of this secondary nodal point in a divider node.
6. booster circuit as claimed in claim 5, it is characterized in that, this voltage detecting circuit comprises one first resistance and one second resistance, and this first resistance is coupled between this secondary nodal point and this divider node, and this second resistance is coupled between this divider node and a ground terminal voltage.
7. booster circuit as claimed in claim 1, it is characterised in that also comprise:
One current detection circuit, is coupled to this first switch, provides a current detection signal according to the electric current of this second channel end.
8. booster circuit as claimed in claim 7, it is characterised in that this current detection circuit comprises a resistance, is coupled between this second channel end and a ground terminal voltage.
9., with a method for low-voltage driving one booster circuit, this booster circuit receives one first voltage to provide an output voltage, and includes a transistor seconds, and this transistor seconds has a second grid and one second source electrode;And the method comprises:
Thering is provided a first transistor, have a first grid, one first source electrode and one first drain electrode, this first drain electrode couples this second source electrode;And
There is provided a low tension switch signal to this first grid, to selectively turn on this first transistor, when the first transistor turns on, this transistor seconds turns on, when this first transistor stops conducting, this transistor seconds stops conducting, when this low tension switch signal makes the first transistor and this transistor seconds be not turned on, cause this output voltage higher than this first voltage, wherein this first transistor has the first limit voltage, this transistor seconds has the second limit voltage, this first limit voltage is less than this second limit voltage, this first limit voltage is low to moderate makes this first transistor can be turned on by the cross-pressure of 3 volts between this first grid and this first source electrode, this second limit voltage is equal to 5 volts.
10. method as claimed in claim 9, it is characterised in that this low tension switch signal is provided by a chip.
11. method as claimed in claim 9, it is characterised in that also comprise:
This second grid is made to be coupled to one second voltage.
12. method as claimed in claim 11, it is characterised in that this second voltage is equal to this first voltage.
13. method as claimed in claim 11, it is characterised in that this second voltage is a DC voltage.
14. method as claimed in claim 10, it is characterised in that this booster circuit provides this output voltage in a secondary nodal point, and the method also comprises:
One voltage detecting circuit is provided, couples this secondary nodal point, provide a voltage detection signal according to this output voltage;And
This voltage detection signal is received with this chip.
15. method as claimed in claim 10, it is characterised in that also comprise:
One current detection circuit is provided, is coupled to this first transistor, provide a current detection signal according to the electric current of this first drain electrode;And
This current detection signal is received with this chip.
CN201110118576.4A 2011-04-26 2011-04-26 With the booster circuit of low-voltage driving and correlation technique Expired - Fee Related CN102761260B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110118576.4A CN102761260B (en) 2011-04-26 2011-04-26 With the booster circuit of low-voltage driving and correlation technique

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110118576.4A CN102761260B (en) 2011-04-26 2011-04-26 With the booster circuit of low-voltage driving and correlation technique

Publications (2)

Publication Number Publication Date
CN102761260A CN102761260A (en) 2012-10-31
CN102761260B true CN102761260B (en) 2016-06-29

Family

ID=47055603

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110118576.4A Expired - Fee Related CN102761260B (en) 2011-04-26 2011-04-26 With the booster circuit of low-voltage driving and correlation technique

Country Status (1)

Country Link
CN (1) CN102761260B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109412436B (en) * 2018-11-26 2024-02-09 茂睿芯(深圳)科技有限公司 Synchronous rectification control chip and circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4709321A (en) * 1986-10-31 1987-11-24 Rca Corporation Regulator protection circuit for video apparatus
EP0605925B1 (en) * 1993-01-04 1997-06-18 Koninklijke Philips Electronics N.V. Power supply circuit
JP4279937B2 (en) * 1999-03-31 2009-06-17 株式会社東芝 Power factor correction circuit
CN102177644B (en) * 2008-11-04 2015-05-27 株式会社村田制作所 Vehicular power unit
JP2010239832A (en) * 2009-03-31 2010-10-21 Panasonic Corp Current limit circuit
US8248145B2 (en) * 2009-06-30 2012-08-21 Cirrus Logic, Inc. Cascode configured switching using at least one low breakdown voltage internal, integrated circuit switch to control at least one high breakdown voltage external switch
US8450985B2 (en) * 2009-09-16 2013-05-28 Solarbridge Technologies, Inc. Energy recovery circuit

Also Published As

Publication number Publication date
CN102761260A (en) 2012-10-31

Similar Documents

Publication Publication Date Title
US11962242B2 (en) Converter output stage with bias voltage generator
US11245324B2 (en) Switching converter and a method thereof
US8564985B2 (en) Charge pump voltage converter with charging current limiting
WO2015079762A1 (en) Rectifier
US9608517B2 (en) System and method to eliminate transition losses in DC/DC converters
US20100259238A1 (en) Direct Current Converter
US11336182B2 (en) Driving circuit with energy recycle capability
CN105024676A (en) High-voltage bootstrap type grid driving device
US9397284B2 (en) Piezoelectric circuit, piezoelectric driving circuit for the piezoelectric circuit, and piezoelectric driving method
US9843258B2 (en) Buck power stage with multiple MOSFET types
CN106655764A (en) interleaved buck converter
TW201533719A (en) Charge pump circuit
US11962240B2 (en) Auto calibration dead-time control circuit
TWI484743B (en) Boost circuit driven by low voltage and associated method
CN102761260B (en) With the booster circuit of low-voltage driving and correlation technique
CN105917564B (en) Circuit and method for Operation switch adjuster
US11563377B2 (en) Hybrid power converters
CN204681251U (en) A kind of buck converter
JP2002044940A (en) Mos-switching circuit
TWI868973B (en) Bootstrap device and buck-boost converter
US12362739B2 (en) Driver circuit and method for controlling a switching element
CN108599573A (en) A kind of normal shock active clamp driving circuit
US11848612B2 (en) Hybrid buck-boost power converter
WO2020035712A1 (en) Switching circuit
US20250030346A1 (en) Power supply controller and switching power supply

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160629

Termination date: 20190426