CN102918937B - Printed circuit board and method of manufacturing the printed circuit board - Google Patents
Printed circuit board and method of manufacturing the printed circuit board Download PDFInfo
- Publication number
- CN102918937B CN102918937B CN201280001484.0A CN201280001484A CN102918937B CN 102918937 B CN102918937 B CN 102918937B CN 201280001484 A CN201280001484 A CN 201280001484A CN 102918937 B CN102918937 B CN 102918937B
- Authority
- CN
- China
- Prior art keywords
- layer
- conductive
- circuit board
- printed circuit
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
- H05K1/056—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0709—Catalytic ink or adhesive for electroless plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Adjustment Of The Magnetic Head Position Track Following On Tapes (AREA)
- Supporting Of Heads In Record-Carrier Devices (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Chemically Coating (AREA)
Abstract
Description
技术领域technical field
本发明涉及具有盲孔的印刷电路板以及该印刷电路板的制造方法。The invention relates to a printed circuit board with blind holes and a method for manufacturing the printed circuit board.
背景技术Background technique
作为印刷电路板的盲孔,已知有专利文献1中的技术。如图6所示,在绝缘层130的表面上形成第1导电图案110和第2导电图案120。在绝缘层130中,形成贯穿绝缘层130的盲孔140。第1导电图案110和第2导电图案120通过盲孔140而相互连接。盲孔140是通过在贯穿孔141中填充导电浆料143而形成的。As a blind hole of a printed circuit board, the technique of patent document 1 is known. As shown in FIG. 6 , the first conductive pattern 110 and the second conductive pattern 120 are formed on the surface of the insulating layer 130 . In the insulating layer 130 , a blind hole 140 penetrating through the insulating layer 130 is formed. The first conductive pattern 110 and the second conductive pattern 120 are connected to each other by a blind hole 140 . The blind hole 140 is formed by filling the through hole 141 with a conductive paste 143 .
近年来,随着印刷电路板的高密度线路化,需要使盲孔140的直径更小。因此,需要使贯穿孔141的内径更小。另外,为了在贯穿孔141中填充足量的导电浆料143,还需要降低导电浆料143的粘度。但是,使用低粘度的导电浆料143时,会使导电浆料143热固化时发生流动,从而使盲孔直径BD容易产生偏差。也就是说,盲孔直径BD有时会越过焊盘图案142而扩展,在这种情况下,邻接的导电图案可能会发生短路。In recent years, the diameter of the blind hole 140 needs to be made smaller in accordance with the high-density wiring of the printed circuit board. Therefore, it is necessary to make the inner diameter of the through hole 141 smaller. In addition, in order to fill a sufficient amount of conductive paste 143 into the through holes 141 , it is also necessary to reduce the viscosity of the conductive paste 143 . However, when using a low-viscosity conductive paste 143 , the conductive paste 143 will flow during thermal curing, and the blind hole diameter BD will easily vary. That is, the diameter BD of the blind hole sometimes extends beyond the land pattern 142 , and in this case, the adjacent conductive pattern may be short-circuited.
现有技术文献prior art literature
专利文献patent documents
专利文献1:日本特开2008-181915号公报Patent Document 1: Japanese Patent Laid-Open No. 2008-181915
发明内容Contents of the invention
发明要解决的问题The problem to be solved by the invention
本发明的目的在于提供一种能够将盲孔直径的偏差抑制得较小的印刷电路板、以及该印刷电路板的制造方法。An object of the present invention is to provide a printed wiring board capable of suppressing small variations in diameter of blind holes, and a method of manufacturing the printed wiring board.
解决问题的手段means of solving problems
为了解决上述问题,根据本发明的第一实施方案,提供一种印刷电路板的制造方法,所述印刷电路板具有绝缘层、在绝缘层的第1面上形成的第1导电层、在绝缘层的第2面上形成的第2导电层、以及连接第1导电层和第2导电层的盲孔。该制造方法包括以下工序:贯穿孔形成工序,其中,在绝缘层中形成通至第1导电层的贯穿孔;第1层形成工序,其中,在包含贯穿孔的区域中涂布含有导电性颗粒的导电性墨以形成导电颗粒层;第2层形成工序,其中,通过电镀在导电颗粒层上形成电镀层;以及图案层形成工序,其中,除去贯穿孔周围的导电颗粒层,并形成包含导电颗粒层和电镀层的第2导电层。In order to solve the above problems, according to the first embodiment of the present invention, a method of manufacturing a printed circuit board is provided, the printed circuit board has an insulating layer, a first conductive layer formed on the first surface of the insulating layer, and a first conductive layer formed on the insulating layer. The second conductive layer formed on the second surface of the layer, and the blind hole connecting the first conductive layer and the second conductive layer. The manufacturing method includes the following steps: a through-hole forming step, in which a through-hole leading to the first conductive layer is formed in the insulating layer; conductive ink to form a conductive particle layer; the second layer forming process, wherein an electroplating layer is formed on the conductive particle layer by electroplating; and a pattern layer forming process, wherein the conductive particle layer around the through hole is removed, and a conductive Particle layer and 2nd conductive layer of electroplated layer.
根据该方法,在形成盲孔后除去导电颗粒层。因此,为了形成导电颗粒层,可以采用粘度低的导电性墨。由此,可以抑制导电性墨的粘度低所导致的盲孔直径的偏差。According to this method, the conductive particle layer is removed after forming the blind via. Therefore, in order to form the conductive particle layer, a conductive ink having a low viscosity can be used. Thereby, variation in the diameter of the blind hole due to the low viscosity of the conductive ink can be suppressed.
在上述印刷电路板的制造方法中,优选在形成盲孔后,对盲孔进行通电加热处理。盲孔包含导电颗粒层。另外,导电颗粒层的电阻值容易受到导电性颗粒彼此接触的部分处的接触电阻的影响。在这方面,根据该方法,通过对盲孔进行通电加热处理,使导电性颗粒彼此接触的部分熔融或者烧结。由此能够降低导电性颗粒彼此的接触电阻,进而降低盲孔的电阻值。In the above-mentioned method of manufacturing a printed circuit board, it is preferable that after the blind hole is formed, the blind hole is subjected to an electrical heat treatment. Blind vias contain a layer of conductive particles. In addition, the resistance value of the conductive particle layer is easily affected by the contact resistance at the portion where the conductive particles are in contact with each other. In this regard, according to this method, the portions where the conductive particles are in contact with each other are melted or sintered by subjecting the blind holes to an energization heat treatment. In this way, the contact resistance between the conductive particles can be reduced, thereby reducing the resistance value of the blind hole.
在上述印刷电路板的制造方法中,第1层形成工序优选包括以下工序:涂布导电性墨的工序;使导电性墨的溶剂蒸发以形成导电颗粒层的工序;以及在导电颗粒层上形成无电镀层的工序。根据该方法,由于在导电颗粒层的导电性颗粒间的间隙中填充有镀材,因此可以使导电颗粒层变得致密。结果,能够降低盲孔的电阻值。In the manufacturing method of the above-mentioned printed circuit board, the first layer forming step preferably includes the following steps: a step of applying conductive ink; a step of evaporating the solvent of the conductive ink to form a layer of conductive particles; and forming a layer of conductive particles on the layer of conductive particles. Electroless plating process. According to this method, since the gaps between the conductive particles in the conductive particle layer are filled with the plating material, the conductive particle layer can be densified. As a result, the resistance value of the blind via can be reduced.
在上述印刷电路板的制造方法中,优选的是,第1层形成工序还包括在形成无电镀层之前,在导电颗粒层上涂布氧化物去除剂的工序,所述氧化物去除剂除去第1导电层表面的氧化物。根据该方法,由于通过氧化物去除剂除去了第1导电层表面的氧化物,第1导电层和导电颗粒层的接合强度变大。结果,抑制了第1导电层和导电颗粒层之间的剥离。In the above method of manufacturing a printed circuit board, preferably, the first layer forming step further includes a step of applying an oxide remover on the conductive particle layer before the electroless plating layer is formed, and the oxide remover removes the first layer. 1 Oxide on the surface of the conductive layer. According to this method, since the oxide on the surface of the first conductive layer is removed by the oxide remover, the bonding strength between the first conductive layer and the conductive particle layer increases. As a result, peeling between the first conductive layer and the conductive particle layer is suppressed.
在上述印刷电路板的制造方法中,优选的是,第1层形成工序还包括在涂布氧化物去除剂之后,在惰性气氛中对氧化物去除剂进行加热处理的工序。根据该方法,将氧化物去除剂涂布至导电颗粒层上之后,在惰性气氛中对其进行加热处理。因此,与在空气中的加热处理相比,抑制了氧化物去除剂与空气中的氧的反应,从而促进了氧化物去除剂与第1导电层的氧化物的反应。因此,与在空气中进行加热处理的情况相比,进一步抑制了第1导电层和导电颗粒层之间的剥离。In the above method of manufacturing a printed wiring board, preferably, the first layer forming step further includes a step of heat-treating the oxide remover in an inert atmosphere after applying the oxide remover. According to this method, after the oxide remover is applied onto the conductive particle layer, it is heat-treated in an inert atmosphere. Therefore, compared with heat treatment in air, the reaction between the oxide remover and oxygen in the air is suppressed, and the reaction between the oxide remover and the oxide of the first conductive layer is accelerated. Therefore, peeling between the first conductive layer and the conductive particle layer is further suppressed compared to the case where the heat treatment is performed in air.
在上述印刷电路板的制造方法中,优选的是,氧化物去除剂包含还原所述氧化物的还原剂以及溶解所述氧化物的溶解物质中的至少一者。还原剂将氧化物还原以使氧化物分解。溶解物质将氧化物溶解以使氧化物分解。根据该方法,由于第1导电层的氧化物被分解,因此第1导电层和导电颗粒层之间的接合力变大。In the above method of manufacturing a printed wiring board, it is preferable that the oxide remover contains at least one of a reducing agent that reduces the oxide and a dissolved substance that dissolves the oxide. The reducing agent reduces the oxide to decompose the oxide. The dissolving substance dissolves the oxide to decompose the oxide. According to this method, since the oxide of the first conductive layer is decomposed, the joining force between the first conductive layer and the conductive particle layer increases.
在上述印刷电路板的制造方法中,优选的是,还原剂将第1导电层表面的氧化物还原,溶解物质将氧化物溶解。根据该方法,由于导电性墨包含还原剂和溶解物质中的至少一者,通过涂布导电性墨,能够使还原剂和溶解物质中的至少一者与第1导电层的氧化物接触。由此可分解第1导电层的氧化物。In the above method for producing a printed wiring board, preferably, the reducing agent reduces the oxide on the surface of the first conductive layer, and the dissolving substance dissolves the oxide. According to this method, since the conductive ink contains at least one of the reducing agent and the dissolved substance, at least one of the reducing agent and the dissolved substance can be brought into contact with the oxide of the first conductive layer by applying the conductive ink. Thereby, the oxide of the first conductive layer can be decomposed.
在上述印刷电路板的制造方法中,第1导电层优选为不锈钢基板。根据该方法,与第1导电层采用铜材的情况相比,印刷电路板可以具有高弹性。另外,可以将在不锈钢表面上形成有电路的部件用于需要振动缓冲的部件(例如硬盘等磁头挂起(head suspension)用电路基板)。In the above method of manufacturing a printed wiring board, the first conductive layer is preferably a stainless steel substrate. According to this method, the printed circuit board can have higher elasticity than the case where copper is used for the first conductive layer. In addition, a component in which a circuit is formed on a stainless steel surface can be used for a component requiring vibration buffering (for example, a circuit board for head suspension such as a hard disk).
在上述印刷电路板的制造方法中,优选的是,不锈钢基板在其与绝缘层的接触面上具有镍层。通常,由于不锈钢的表面容易氧化,不锈钢和盲孔的连接强度可能会降低。在这方面,根据该方法,镍层会抑制不锈钢表面的氧化,从而能够抑制对于盲孔的连接强度的降低。In the above method of manufacturing a printed wiring board, it is preferable that the stainless steel substrate has a nickel layer on a surface in contact with the insulating layer. Generally, because the surface of stainless steel is easily oxidized, the connection strength of stainless steel and blind holes may be reduced. In this regard, according to this method, the nickel layer suppresses the oxidation of the surface of the stainless steel, thereby making it possible to suppress a decrease in connection strength to the blind hole.
为了解决上述问题,根据本发明的第二实施方案,提供一种印刷电路板,所述印刷电路板具有绝缘层、在绝缘层的第1面上形成的第1导电层、在绝缘层的第2面上形成的第2导电层、以及连接第1导电层和第2导电层的盲孔。第2导电层具有:形成于绝缘层上且含有多个导电性颗粒的导电颗粒层;层叠于导电颗粒层上的无电镀层;以及层叠于无电镀层上的电镀层,盲孔具有:在与贯穿绝缘层的贯穿孔对应的位置处形成且含有多个导电性颗粒的导电颗粒层;层叠于盲孔的导电颗粒层上的无电镀层;以及层叠于盲孔的无电镀层上的电镀层,盲孔在贯穿孔的底面与第1导电层连接。In order to solve the above problems, according to the second embodiment of the present invention, there is provided a printed circuit board having an insulating layer, a first conductive layer formed on the first surface of the insulating layer, a first conductive layer formed on the first surface of the insulating layer, The second conductive layer formed on the two sides, and the blind hole connecting the first conductive layer and the second conductive layer. The second conductive layer has: a conductive particle layer formed on the insulating layer and containing a plurality of conductive particles; an electroless plating layer laminated on the conductive particle layer; and an electroplating layer laminated on the electroless plating layer, and the blind hole has: A conductive particle layer formed at a position corresponding to a through-hole penetrating the insulating layer and containing a plurality of conductive particles; an electroless plating layer laminated on the conductive particle layer of the blind hole; and an electroplating layered on the electroless plating layer of the blind hole layer, the blind via is connected to the first conductive layer at the bottom of the through hole.
盲孔由绝缘层、无电镀层和电镀层依次层叠而成。然而,在该构造中,由于绝缘层和无电镀层之间的接合强度弱,因此无电镀层可能从绝缘层剥离。在这方面,根据该方法,电镀层通过导电颗粒层和无电镀层而与第1导电层连接。这种情况下,导电颗粒层与绝缘层的接合力比无电镀层与绝缘层的接合强度大。因此,可以抑制导电颗粒层从绝缘层的剥离。Blind holes are sequentially stacked by insulating layers, electroless plating layers and electroplating layers. However, in this configuration, since the bonding strength between the insulating layer and the electroless plating layer is weak, the electroless plating layer may be peeled off from the insulating layer. In this regard, according to the method, the electroplated layer is connected to the first conductive layer through the layer of conductive particles and the electroless plated layer. In this case, the bonding force between the conductive particle layer and the insulating layer is greater than the bonding strength between the electroless plating layer and the insulating layer. Therefore, peeling of the conductive particle layer from the insulating layer can be suppressed.
在上述印刷电路板中,优选的是,多个导电性颗粒在互相接触的部分处被熔融或烧结而相互连接,导电性颗粒和第1导电层在互相接触的部分处被熔融或烧结而相互连接。根据该方法,多个导电性颗粒熔融或烧结而相互连接,并且导电性颗粒和第1导电层熔融或烧结而相互连接。因此,盲孔的导通路径的电流密度增加,从而能够使盲孔的电阻值变小。In the above-mentioned printed circuit board, it is preferable that the plurality of conductive particles are fused or sintered to be connected to each other at the parts that are in contact with each other, and the conductive particles and the first conductive layer are fused or sintered to be connected to each other at the parts that are in contact with each other. connect. According to this method, a plurality of conductive particles are fused or sintered to be connected to each other, and the conductive particles and the first conductive layer are fused or sintered to be connected to each other. Therefore, the current density of the conduction path of the blind hole increases, so that the resistance value of the blind hole can be reduced.
在上述印刷电路板中,优选的是,贯穿孔的直径为10μm以上,导电颗粒层的厚度为0.5μm以下。当整个贯穿孔中形成导电颗粒层时,由于导电颗粒层含有很多间隙,因此降低了盲孔的强度。在这方面,根据该方法,在形成于贯穿孔的底面和侧面的导电颗粒层上层叠无电镀层和电镀层。因此,与在整个贯穿孔中形成导电颗粒层的情况相比,能够提高盲孔的强度。In the above printed circuit board, preferably, the diameter of the through hole is 10 μm or more, and the thickness of the conductive particle layer is 0.5 μm or less. When the conductive particle layer is formed throughout the through hole, since the conductive particle layer contains many gaps, the strength of the blind hole is reduced. In this regard, according to this method, the electroless plating layer and the electroplating layer are laminated on the conductive particle layer formed on the bottom surface and the side surface of the through hole. Therefore, compared with the case where the conductive particle layer is formed in the entire through hole, the strength of the blind hole can be improved.
附图简要说明Brief description of the drawings
[图1]本发明的一个实施方案所涉及的印刷电路板的部分截面图。[ Fig. 1 ] A partial sectional view of a printed circuit board according to an embodiment of the present invention.
[图2]盲孔的部分截面图。[Fig. 2] A partial sectional view of a blind hole.
[图3](A)~(D)为示出了印刷电路板的制造工序的部分截面图。[ FIG. 3 ] (A) to (D) are partial cross-sectional views showing the manufacturing process of the printed circuit board.
[图4](A)~(D)为示出了印刷电路板的制造工序的部分截面图。[ FIG. 4 ] (A) to (D) are partial cross-sectional views showing the manufacturing process of the printed circuit board.
[图5]示出了印刷电路板的制造条件与盲孔的电阻值之间的关系的表。[ Fig. 5 ] A table showing the relationship between the manufacturing conditions of the printed circuit board and the resistance value of the blind via.
[图6]传统的印刷电路板的部分截面图。[FIG. 6] A partial sectional view of a conventional printed circuit board.
具体实施方式detailed description
参照图1和图2对一个实施方案进行说明,该实施方案为:将本发明的印刷电路板具体化为磁头挂起用电路基板,所述磁头挂起用电路基板用于搭载硬盘驱动中的磁头。An embodiment will be described with reference to FIGS. 1 and 2. This embodiment is: the printed circuit board of the present invention is embodied as a circuit board for suspending a magnetic head, and the circuit board for suspending a magnetic head is used for mounting a magnetic head in a hard disk drive.
如图1和图2所示,印刷电路板1具有作为第1导电层的导电基板10、层叠于导电基板10上表面的绝缘层20、以及形成于绝缘层20上表面的作为第2导电层的导电图案30。在本实施方案中,绝缘层20的下表面为第1面,绝缘层的上表面为第2面。As shown in FIGS. 1 and 2 , the printed circuit board 1 has a conductive substrate 10 as a first conductive layer, an insulating layer 20 laminated on the upper surface of the conductive substrate 10 , and a second conductive layer formed on the upper surface of the insulating layer 20 . The conductive pattern 30. In this embodiment, the lower surface of the insulating layer 20 is the first surface, and the upper surface of the insulating layer is the second surface.
作为导电基板10,采用(例如)厚度为10μm~500μm的不锈钢基板。另外,作为导电基板10,可采用铝板、铁板、铜板、导电性金属合板、或者导电性合金。导电基板10的厚度根据用途来设定。作为导电基板10,也可以使用表面上形成有镍层的不锈钢基板。在这种情况下,镍层成为保护膜,抑制了不锈钢的氧化。As the conductive substrate 10 , for example, a stainless steel substrate with a thickness of 10 μm to 500 μm is used. In addition, as the conductive substrate 10, an aluminum plate, an iron plate, a copper plate, a conductive metal plywood, or a conductive alloy can be used. The thickness of the conductive substrate 10 is set according to the application. As the conductive substrate 10, a stainless steel substrate having a nickel layer formed on the surface may also be used. In this case, the nickel layer acts as a protective film that suppresses the oxidation of stainless steel.
绝缘层20由具有伸缩性的绝缘性树脂形成,例如,由聚酰亚胺膜形成。因此,绝缘层20可以对应于印刷电路板1的振动而发生变形。The insulating layer 20 is formed of a stretchable insulating resin, for example, a polyimide film. Therefore, the insulating layer 20 can be deformed corresponding to the vibration of the printed circuit board 1 .
导电图案30由金属颗粒所形成的导电颗粒层31、在导电颗粒层31上形成的无电镀层32、以及在无电镀层32上形成的电镀层33构成。将导电颗粒层31与无电镀层32组合而成的层作为第1层,将电镀层33作为第2层,下面对其进行描述。The conductive pattern 30 is composed of a conductive particle layer 31 formed of metal particles, an electroless plating layer 32 formed on the conductive particle layer 31 , and an electroplating layer 33 formed on the electroless plating layer 32 . The layer composed of the conductive particle layer 31 and the electroless plating layer 32 is regarded as the first layer, and the electroplating layer 33 is regarded as the second layer, which will be described below.
导电颗粒层31由平均粒径为数十nm的导电性颗粒31A层叠而成。平均粒径是表示粒径的累积分布中累积值为50%时的值(D50)。累积分布是以用扫描电子显微镜(SEM)对500个颗粒进行图像解析、然后将颗粒的圆半径值进行体积换算而求得的值为基础制作的。导电颗粒层31的厚度为0.5μm以下。The conductive particle layer 31 is formed by laminating conductive particles 31A having an average particle diameter of several tens of nm. The average particle diameter is a value (D50) at which the cumulative value of the cumulative distribution of particle diameters represents 50%. The cumulative distribution was created based on the value obtained by analyzing the image of 500 particles with a scanning electron microscope (SEM), and then converting the value of the particle circle radius into volume. The thickness of the conductive particle layer 31 is 0.5 μm or less.
导电性颗粒31A由铜(Cu)构成。作为导电性颗粒31A,除Cu以外,例如还可以采用含有选自Ag、Au、Pt、Pd、Ru、Sn、Ni、Fe、Co、Ti、In的组中的至少一种的颗粒。另外,也可以由这些导电性颗粒31A的混合物形成导电颗粒层31。导电性颗粒31A的粒径优选在30nm~100nm的范围。通过将粒径设定在所述范围,能够使导电颗粒层31的表面平滑。The conductive particles 31A are made of copper (Cu). As the conductive particles 31A, for example, particles containing at least one selected from the group of Ag, Au, Pt, Pd, Ru, Sn, Ni, Fe, Co, Ti, and In other than Cu can be used. In addition, the conductive particle layer 31 may be formed from a mixture of these conductive particles 31A. The particle size of the conductive particles 31A is preferably in the range of 30 nm to 100 nm. By setting the particle diameter within the above range, the surface of the conductive particle layer 31 can be smoothed.
邻接的导电性颗粒31A在互相接触的部分处被烧结或熔融,从而使多个导电性颗粒31A相互连接。另外,导电性颗粒31A和导电基板10接触的部分也被烧结或熔融,从而使导电性颗粒31A和导电基板10相互连接。Adjacent conductive particles 31A are sintered or fused at portions in contact with each other, thereby connecting the plurality of conductive particles 31A to each other. In addition, the portion where the conductive particles 31A and the conductive substrate 10 are in contact is also sintered or melted, thereby connecting the conductive particles 31A and the conductive substrate 10 to each other.
无电镀层32由铜、银、镍等金属(以下称为无电镀金属)的无电镀形成。在导电性颗粒31A为铜颗粒的情况下,从与铜颗粒的附着性的观点考虑,优选的是,由铜或镍形成无电镀层32。无电镀层32由在与导电颗粒层31相同的层上形成的下层、以及层叠于下层上的上层所构成。下层为这样的层,该层由填充于导电性颗粒31A之间的间隙中的无电镀金属形成。上层为含有无电镀金属作为主要成分的层。无电镀层32的厚度为0.1μm~0.5μm。The electroless plated layer 32 is formed by electroless plating of metals such as copper, silver, and nickel (hereinafter referred to as electroless plated metal). When electroconductive particle 31A is a copper particle, it is preferable to form the electroless plating layer 32 with copper or nickel from a viewpoint of the adhesiveness with copper particle. The electroless plating layer 32 is composed of a lower layer formed on the same layer as the conductive particle layer 31 , and an upper layer laminated on the lower layer. The lower layer is a layer formed of electroless-plated metal filled in the gaps between the conductive particles 31A. The upper layer is a layer containing electroless-plated metal as a main component. The thickness of the electroless plating layer 32 is 0.1 μm˜0.5 μm.
电镀层33由铜或镍等金属的电镀而形成。电镀层33的厚度为5μm~30μm。电镀层33的厚度比无电镀层32的厚度大。电镀层33的厚度根据印刷电路板1的用途来设定。The plated layer 33 is formed by plating metal such as copper or nickel. The thickness of the electroplating layer 33 is 5 μm˜30 μm. The thickness of the electroplating layer 33 is larger than that of the electroless plating layer 32 . The thickness of the plating layer 33 is set according to the application of the printed circuit board 1 .
在绝缘层20中形成通至导电基板10的贯穿孔41。盲孔40是在与贯穿孔41对应的位置处,由导电颗粒层31、无电镀层32和电镀层33依次层叠而形成的。盲孔40具有与导电图案30相同的构造。A through hole 41 leading to the conductive substrate 10 is formed in the insulating layer 20 . The blind hole 40 is formed by sequentially stacking the conductive particle layer 31 , the electroless plating layer 32 and the electroplating layer 33 at positions corresponding to the through holes 41 . The blind hole 40 has the same configuration as the conductive pattern 30 .
接下来,参照图3(A)~图4(D)对印刷电路板1的制造方法进行说明。Next, a method of manufacturing the printed wiring board 1 will be described with reference to FIGS. 3(A) to 4(D).
如图3(A)所示,在厚度为10μm~500μm的导电基板10上,涂布溶液状的聚酰亚胺前体树脂。其后,在300℃以上对聚酰亚胺前体树脂进行加热,使其固化。由此,在导电基板10上形成厚度为10μm~200μm的绝缘层20。As shown in FIG. 3(A), on the conductive substrate 10 having a thickness of 10 μm to 500 μm, a solution-like polyimide precursor resin is coated. Thereafter, the polyimide precursor resin is heated at 300° C. or higher to be cured. Thus, the insulating layer 20 with a thickness of 10 μm to 200 μm is formed on the conductive substrate 10 .
如图3(B)所示,在绝缘层20中,在与盲孔40对应的部分处形成直径为10μm~200μm的贯穿孔41(贯穿孔形成工序)。对于贯穿孔41的形成,可以采用激光法或蚀刻法。此时,这样形成贯穿孔41,直到贯穿孔41的底面通至导电基板10,即,贯穿孔41的深度与绝缘层20的厚度相同。贯穿孔41的内径为10μm~200μm。形成贯穿孔41后,为了除去由于激光或者蚀刻而产生的树脂毛刺、树脂粉末等,进行去钻污处理。As shown in FIG. 3(B) , in the insulating layer 20 , a through hole 41 having a diameter of 10 μm to 200 μm is formed at a portion corresponding to the blind hole 40 (through hole forming step). For the formation of the through hole 41, a laser method or an etching method can be used. At this time, the through hole 41 is formed until the bottom surface of the through hole 41 reaches the conductive substrate 10 , that is, the depth of the through hole 41 is the same as the thickness of the insulating layer 20 . The inner diameter of the through hole 41 is 10 μm to 200 μm. After the through hole 41 is formed, a desmear process is performed to remove resin burrs, resin powder, and the like generated by laser or etching.
如图3(C)所示,在绝缘层20的表面处理后,在导电基板10的整个表面上涂布导电性墨,进一步对所涂布的导电性墨进行干燥(第1层形成工序)。导电性墨干燥后,为了除去在导电性颗粒31A的表面和导电基板10的表面上所形成的氧化物,涂布氧化物去除剂,并进一步对所涂布的氧化物去除剂进行干燥。另外,为了烧结导电性颗粒31A,进行加热处理。下面对各工序进行详细说明。As shown in FIG. 3(C), after surface treatment of the insulating layer 20, conductive ink is applied to the entire surface of the conductive substrate 10, and the applied conductive ink is further dried (first layer formation process) . After the conductive ink is dried, an oxide remover is applied to remove oxides formed on the surface of the conductive particles 31A and the surface of the conductive substrate 10 , and the applied oxide remover is further dried. In addition, heat treatment is performed in order to sinter the conductive particles 31A. Each step will be described in detail below.
作为绝缘层20的表面处理方法,可以列举等离子体处理、用碱溶液使表面亲水化的碱处理、通过电晕放电使对象物的表面改性的电晕处理、通过紫外线使对象物的表面改性的UV处理等。通过这些表面处理方法,可以使绝缘层20的表面粗糙化,或者在绝缘层20的表面导入亲水基。结果,导电性墨与绝缘层20之间的表面张力降低。As the surface treatment method of the insulating layer 20, plasma treatment, alkali treatment for making the surface hydrophilic with an alkaline solution, corona treatment for modifying the surface of the object by corona discharge, and making the surface of the object by ultraviolet rays Modified UV treatment, etc. These surface treatment methods can roughen the surface of the insulating layer 20 or introduce hydrophilic groups into the surface of the insulating layer 20 . As a result, the surface tension between the conductive ink and the insulating layer 20 decreases.
导电性墨是使导电性颗粒31A分散于指定溶剂中而制备的。对于导电性颗粒31A的分散,可以采用颗粒分散剂。作为溶剂,例如可以采用水。导电性墨的粘度与水的粘度几乎相同。因此,即使贯穿孔41的直径小至10μm,也能够容易地在贯穿孔41中填充导电性墨。作为溶剂,也可以采用乙醇等挥发性溶剂、或者水与挥发性溶剂的混合液。作为导电性颗粒31A,可以采用平均粒径为数十nm的颗粒。The conductive ink is prepared by dispersing conductive particles 31A in a predetermined solvent. For dispersion of the conductive particles 31A, a particle dispersant can be used. As a solvent, for example, water can be used. The viscosity of conductive ink is almost the same as that of water. Therefore, even if the diameter of the through-hole 41 is as small as 10 μm, the conductive ink can be easily filled in the through-hole 41 . As the solvent, a volatile solvent such as ethanol, or a mixed solution of water and a volatile solvent can also be used. As the conductive particles 31A, particles having an average particle diameter of several tens of nm can be used.
作为颗粒分散剂,例如,可以采用分子量为2000~100000的高分子分散剂。具体而言,作为颗粒分散剂,可以采用聚乙烯亚胺、聚乙烯基吡咯烷酮等胺类高分子分散剂。另外,作为颗粒分散剂,也可以采用聚丙烯酸、羧甲基纤维素等分子中具有羧酸基团的烃类高分子分散剂等。As the particle dispersant, for example, a polymer dispersant having a molecular weight of 2,000 to 100,000 can be used. Specifically, as the particle dispersant, an amine-based polymer dispersant such as polyethyleneimine or polyvinylpyrrolidone can be used. In addition, as a particle dispersant, a hydrocarbon polymer dispersant having a carboxylic acid group in a molecule such as polyacrylic acid or carboxymethyl cellulose may also be used.
使用辊在导电基板10的整个表面上涂布导电性墨。调节所涂布的导电性墨的厚度,使得干燥后的导电性墨的厚度为0.1μm。对于导电性墨的涂布,还可以采用旋涂法、喷涂法、棒涂法、模具涂布法、狭缝涂布法、浸涂法等方法。在导电性墨干燥时,为了蒸发导电性墨中的水,在空气气氛下,维持80℃的温度预定的时间。由此,在绝缘层20的表面上形成导电性颗粒31A的薄层。The conductive ink is coated on the entire surface of the conductive substrate 10 using a roller. The thickness of the applied conductive ink was adjusted so that the thickness of the conductive ink after drying was 0.1 μm. For the coating of the conductive ink, methods such as spin coating, spray coating, bar coating, die coating, slit coating, and dip coating can also be used. When the conductive ink is dried, the temperature of 80° C. is maintained for a predetermined time in an air atmosphere in order to evaporate water in the conductive ink. Thereby, a thin layer of conductive particles 31A is formed on the surface of insulating layer 20 .
导电性墨干燥后,在导电性颗粒31A的表面和导电基板10的表面上涂布氧化物去除剂。调节氧化物去除剂,使得氧化物去除物质溶解于预定的溶剂中。作为溶剂,例如可以采用水。作为溶剂,也可以采用乙醇等挥发性溶剂、或者水与挥发性溶剂的混合液。After the conductive ink is dried, an oxide remover is applied on the surface of the conductive particles 31A and the surface of the conductive substrate 10 . The oxide removal agent is adjusted so that the oxide removal substance is dissolved in a predetermined solvent. As a solvent, for example, water can be used. As the solvent, a volatile solvent such as ethanol, or a mixed solution of water and a volatile solvent can also be used.
涂布氧化物去除剂后,在惰性气体气氛中进行加热。氧化物去除剂的加热温度为50℃~450℃,更优选为100℃~400℃。加热处理时间为1分钟~200分钟,更优选为10分钟~60分钟。通过加热处理,使在导电性颗粒31A和导电基板10的各表面上存在的氧化层与氧化物去除物质发生反应,从而使该氧化层分解。After the oxide remover is applied, heating is performed in an inert gas atmosphere. The heating temperature of the oxide remover is 50°C to 450°C, more preferably 100°C to 400°C. The heat treatment time is 1 minute to 200 minutes, more preferably 10 minutes to 60 minutes. By heat treatment, the oxide layer present on the surfaces of the conductive particles 31A and the conductive substrate 10 reacts with the oxide removing substance to decompose the oxide layer.
作为氧化物去除物质,分为以下两种类型。There are two types of oxide removal substances as follows.
第1种类型的氧化物去除物质为还原氧化物的还原性物质。作为还原性物质,可以列举次磷酸、亚磷酸、抗坏血酸、乙二胺四乙酸(EDTA)、醇、肼、甲醛等。The first type of oxide removal material is a reducing material that reduces oxides. Hypophosphorous acid, phosphorous acid, ascorbic acid, ethylenediaminetetraacetic acid (EDTA), alcohol, hydrazine, formaldehyde, etc. are mentioned as a reducing substance.
第2种类型的氧化物去除物质为使氧化物溶解的酸性或碱性物质。作为这种物质,可以列举烯丙胺、甲酸、谷氨酸、脂肪酸、乳酸、邻苯二甲酸、马来酸、苹果酸、硼酸、氯化铵、氯化镁、氯甲烷、氯仿、醋酸钠、溴化钾、溴化钙、三氯乙烯、硫化钠、碘化钠、硫酸铝、六氯乙烷等。特别是,烯丙胺、甲酸、谷氨酸、脂肪酸、乳酸、邻苯二甲酸、马来酸、苹果酸,由于它们即使在氧化物去除剂干燥后有残留,离子性元素也不会残留,因此优选。The second type of oxide removal substance is an acidic or alkaline substance that dissolves oxides. Examples of such substances include allylamine, formic acid, glutamic acid, fatty acid, lactic acid, phthalic acid, maleic acid, malic acid, boric acid, ammonium chloride, magnesium chloride, methyl chloride, chloroform, sodium acetate, bromide Potassium, calcium bromide, trichlorethylene, sodium sulfide, sodium iodide, aluminum sulfate, hexachloroethane, etc. In particular, allylamine, formic acid, glutamic acid, fatty acid, lactic acid, phthalic acid, maleic acid, and malic acid do not allow ionic elements to remain even after the oxide remover is dried. preferred.
关于氧化物去除剂,可以将第1种类型的氧化物去除物质和第2种类型的氧化物去除物质中的任意一者或者两者溶解于溶剂中而使用。另外,也可以在溶剂中添加氧化物去除物质的分散剂或者调节溶液pH的pH调节剂。The oxide remover can be used by dissolving either or both of the first type of oxide remover and the second type of oxide remover in a solvent. In addition, a dispersant for an oxide-removing substance or a pH adjuster for adjusting the pH of the solution may be added to the solvent.
在导电性墨干燥后的加热处理中,在烧结导电性颗粒31A的同时,除去导电性颗粒31A以外的有机物(以下称为“残留有机物”)。作为残留有机物,可以列举导电性墨中所含的颗粒分散剂、氧化物去除剂等。为了抑制导电性颗粒31A的氧化,在(例如)氮气气氛中进行加热处理。在加热处理中,以5℃/分钟的升温速度升温至350℃,再将350℃的温度维持30分钟。由此,烧结导电性颗粒31A,并且导电性颗粒31A之间互相连接,从而形成导电颗粒层31。可以如上述那样在较低温度下烧结的理由是因为平均粒径为数十nm的导电性颗粒31A的表面能高。In the heat treatment after the conductive ink is dried, organic substances other than the conductive particles 31A (hereinafter referred to as “residual organic substances”) are removed while the conductive particles 31A are sintered. Examples of the residual organic matter include a particle dispersant, an oxide remover, and the like contained in the conductive ink. In order to suppress oxidation of the conductive particles 31A, heat treatment is performed, for example, in a nitrogen atmosphere. In the heat treatment, the temperature was raised to 350° C. at a rate of temperature increase of 5° C./minute, and the temperature of 350° C. was maintained for 30 minutes. Thus, the conductive particles 31A are sintered, and the conductive particles 31A are connected to each other, thereby forming the conductive particle layer 31 . The reason why sintering can be performed at a relatively low temperature as described above is that the surface energy of the conductive particles 31A having an average particle diameter of several tens of nm is high.
接下来,如图3(D)所示,形成无电镀层32,使得距离绝缘层20的厚度大约为0.2μm。具体而言,在导电颗粒层31和绝缘层20上涂布Pd-Sn等金属催化剂后,溶解Sn,使Pd附着于导电颗粒层31上。然后,通过浸渍于铜镀液中,在导电颗粒层31和绝缘层20上形成无电镀层32。这样,邻接的导电性颗粒31A之间的间隙、以及导电性颗粒31A与导电基板10之间的间隙都被无电镀金属填充。由此,导电颗粒层31的密度增加的同时,在导电颗粒层31的表面上形成致密的无电镀层32。Next, as shown in FIG. 3(D), the electroless plating layer 32 is formed so that the thickness from the insulating layer 20 is about 0.2 μm. Specifically, after coating a metal catalyst such as Pd—Sn on the conductive particle layer 31 and the insulating layer 20 , Sn is dissolved to allow Pd to adhere to the conductive particle layer 31 . Then, the electroless plating layer 32 is formed on the conductive particle layer 31 and the insulating layer 20 by immersion in a copper plating solution. In this way, the gaps between the adjacent conductive particles 31A and the gaps between the conductive particles 31A and the conductive substrate 10 are filled with the electroless plating metal. Thus, while the density of the conductive particle layer 31 is increased, a dense electroless plating layer 32 is formed on the surface of the conductive particle layer 31 .
接下来,通过半加成-图案(semi additive-pattern)法形成导电图案30和盲孔40。下面对各工序进行具体说明。Next, the conductive pattern 30 and the blind hole 40 are formed by a semi additive-pattern method. Each step will be specifically described below.
如图4(A)所示,在无电镀层32的除了与盲孔40和导电图案30对应的部分之外的表面上,形成抗蚀剂50。抗蚀剂50是通过将光致抗蚀剂层压于基板上之后、采用光掩模进行曝光和显影而形成的。As shown in FIG. 4(A) , on the surface of the electroless plating layer 32 other than the portions corresponding to the blind holes 40 and the conductive patterns 30 , a resist 50 is formed. The resist 50 is formed by laminating a photoresist on a substrate, exposing and developing using a photomask.
如图4(B)所示,进行铜的电镀,在无电镀层32上形成电镀层33(第2层形成工序)。由此,在导电颗粒层31和绝缘层20上形成导电图案30和盲孔40。As shown in FIG. 4(B) , copper electroplating is performed to form an electroplating layer 33 on the electroless plating layer 32 (second layer forming step). Thus, the conductive pattern 30 and the blind hole 40 are formed on the conductive particle layer 31 and the insulating layer 20 .
如图4(C)所示,剥离抗蚀剂50后,用硫酸双氧水除去种子层(seed layer),即,无电镀层32和导电颗粒层31。进一步除去无电镀时附着于绝缘层20上的Pd。通过以上工序,形成盲孔40和导电图案30(图案层形成工序)。As shown in FIG. 4(C), after the resist 50 is stripped, the seed layer, that is, the electroless plating layer 32 and the conductive particle layer 31 is removed with sulfuric acid hydrogen peroxide. Pd adhering to the insulating layer 20 during electroless plating is further removed. Through the above steps, blind holes 40 and conductive patterns 30 are formed (pattern layer forming step).
接下来,将比较本实施方案的制造方法与传统的制造方法,并对此进行说明。Next, the manufacturing method of the present embodiment will be compared with a conventional manufacturing method and explained.
在传统的制造方法中,在绝缘层20中形成贯穿孔41后,在贯穿孔41的周围形成焊盘图案。接着,通过向贯穿孔41填充导电浆料,使焊盘图案与导电基板10连接。根据这种方法,为了解决伴随着贯穿孔41的细径化而产生的导电浆料无法填充的问题,需要降低导电浆料的粘度。然而,导电浆料粘度的降低会导致这样的问题:导电浆料在热固化时越过焊盘图案而扩展,因而盲孔直径产生偏差。In a conventional manufacturing method, after forming the through hole 41 in the insulating layer 20 , a pad pattern is formed around the through hole 41 . Next, the land pattern is connected to the conductive substrate 10 by filling the through hole 41 with a conductive paste. According to this method, in order to solve the problem that the conductive paste cannot be filled due to the reduction in the diameter of the through-hole 41 , it is necessary to reduce the viscosity of the conductive paste. However, the decrease in the viscosity of the conductive paste causes a problem that the conductive paste spreads over the land pattern when thermally cured, and thus the diameter of the blind hole deviates.
在这方面,本申请发明的特征在于图4(A)~图4(C)的各工序。换言之,与传统的盲孔40的制造方法不同,由于在电镀前实施向贯穿孔41填充导电材料的工序,即导电性墨的涂布,因此可以采用低粘度的导电性墨。此外,由于在导电性墨涂布后除去种子层(无电镀层32和导电颗粒层31)即可,因此盲孔40尺寸偏差的产生能够得到抑制。因此,能够使盲孔40的尺寸精确度与半加成-图案法的图案精确度相同。In this respect, the invention of the present application is characterized by each process of FIG. 4(A) to FIG. 4(C). In other words, unlike the conventional method of manufacturing blind vias 40 , since the process of filling conductive material into through holes 41 , that is, coating of conductive ink is performed before electroplating, low-viscosity conductive ink can be used. In addition, since it is sufficient to remove the seed layer (electroless plating layer 32 and conductive particle layer 31 ) after the conductive ink is applied, occurrence of dimensional variation in the blind hole 40 can be suppressed. Therefore, the dimensional accuracy of the blind hole 40 can be made the same as the pattern accuracy of the semi-additive-pattern method.
另外,在本实施方案的印刷电路板1的制造方法中,在形成盲孔40和导电图案30后,为了降低盲孔40的电阻值,对盲孔40进行通电加热处理。下面对该处理进行说明。In addition, in the manufacturing method of the printed circuit board 1 of this embodiment, after forming the blind hole 40 and the conductive pattern 30, in order to reduce the resistance value of the blind hole 40, the blind hole 40 is energized and heated. This processing will be described below.
如图4(D)所示,使恒流电源60的高电位侧的探针61与盲孔40的电镀层33接触。另外,使接地侧的探针62与导电基板10接触。然后,采用两个探针61和62使盲孔40中通过恒定电流。As shown in FIG. 4(D) , the probe 61 on the high potential side of the constant current power supply 60 is brought into contact with the plating layer 33 of the blind hole 40 . In addition, the probe 62 on the ground side is brought into contact with the conductive substrate 10 . Then, a constant current is passed through the blind hole 40 using the two probes 61 and 62 .
导电颗粒层31和无电镀层32的电阻是由导电性颗粒31A的导电率、无电镀的导电率、导电性颗粒31A之间的接触电阻、导电性颗粒31A与导电基板10之间的接触电阻、无电镀与导电性颗粒31A之间的接触电阻等确定的。在上述各要素中,导电颗粒层31和无电镀层32的电阻特别受导电性颗粒31A之间的接触电阻、以及导电性颗粒31A与导电基板10之间的接触电阻的影响较大。另外,在导电性颗粒31A的表面和导电基板10的表面上形成有氧化层的情况下,上述各接触电阻更大地促进了导电颗粒层31和无电镀层32的电阻。因此,为了降低各接触电阻,使盲孔40中通过脉冲电流,由此将导电性颗粒31A之间的接触部分、以及导电性颗粒31A与导电基板10之间的接触部分分别烧结或熔融。由此,使导电性颗粒31A之间连接,并且同时使导电性颗粒31A与导电基板10相互连接。另外,在这种情况下,导电性颗粒31A之间的接触电阻、以及导电性颗粒31A与导电基板10之间的接触电阻分别变小。The resistance of the conductive particle layer 31 and the electroless plating layer 32 is determined by the conductivity of the conductive particles 31A, the conductivity of the electroless plating, the contact resistance between the conductive particles 31A, and the contact resistance between the conductive particles 31A and the conductive substrate 10. , the contact resistance between the electroless plating and the conductive particles 31A, etc. are determined. Among the above elements, the electrical resistance of the conductive particle layer 31 and the electroless plated layer 32 is greatly influenced by the contact resistance between the conductive particles 31A and the contact resistance between the conductive particles 31A and the conductive substrate 10 . In addition, in the case where an oxide layer is formed on the surface of the conductive particle 31A and the surface of the conductive substrate 10 , each of the above contact resistances contributes more to the resistance of the conductive particle layer 31 and the electroless plated layer 32 . Therefore, in order to reduce each contact resistance, a pulse current is passed through the blind hole 40 to sinter or melt the contact portion between the conductive particles 31A and the contact portion between the conductive particle 31A and the conductive substrate 10 . Accordingly, the conductive particles 31A are connected to each other, and at the same time, the conductive particles 31A and the conductive substrate 10 are connected to each other. In addition, in this case, the contact resistance between the conductive particles 31A and the contact resistance between the conductive particles 31A and the conductive substrate 10 become small, respectively.
接下来,参照图5所示的印刷电路板1的实施例以及对比例,对印刷电路板1的制造方法中的涂布氧化物去除剂的效果、以及对盲孔40通电加热的效果进行说明。Next, the effect of applying an oxide remover in the method of manufacturing the printed circuit board 1 and the effect of heating the blind vias 40 will be described with reference to the embodiments and comparative examples of the printed circuit board 1 shown in FIG. 5 . .
在实施例1~3中,涂布氧化物去除剂后进行通电加热。在对比例中,不涂布氧化物去除剂而进行通电加热。然后,对于各实施例和对比例,分别测量通电加热前后的盲孔40的电阻值。In Examples 1 to 3, the oxide remover was applied and then energized and heated. In the comparative example, energization heating was performed without applying an oxide remover. Then, for each of the examples and comparative examples, the resistance values of the blind holes 40 before and after heating were measured.
<实施例1><Example 1>
·基材采用的是层叠有绝缘层20的导电基板10。· The base material is the conductive substrate 10 on which the insulating layer 20 is laminated.
·导电基板10采用的是厚度为20μm的SUS304基板。·The conductive substrate 10 is a SUS304 substrate with a thickness of 20 μm.
·绝缘层20由聚酰亚胺树脂形成。绝缘层的厚度设为10μm。· The insulating layer 20 is formed of polyimide resin. The thickness of the insulating layer was set to 10 μm.
·向绝缘层20照射YAG激光,形成盲孔40的贯穿孔41。贯穿孔41的直径设为60μm。· The insulating layer 20 is irradiated with a YAG laser to form the through hole 41 of the blind hole 40 . The diameter of the through hole 41 was set to 60 μm.
·导电性墨采用的是将平均粒径为40nm的铜颗粒仅以8质量%分散于水中而成的水溶液。・The conductive ink used was an aqueous solution in which copper particles with an average particle diameter of 40 nm were dispersed in water at only 8% by mass.
·在基材上涂布导电性墨后,在80℃下加热约30秒钟,使导电基板10干燥。· After coating the conductive ink on the substrate, it was heated at 80° C. for about 30 seconds to dry the conductive substrate 10 .
·导电性墨干燥后,将抗坏血酸的1.0质量%水溶液作为氧化物去除剂(还原剂)涂布于导电性墨的干燥物上。其后,在惰性气体气氛中,维持90℃的温度30分钟。接着,以5℃/分钟的升温速度升温至350℃,再在350℃的温度下加热30分钟,形成导电颗粒层31。· After the conductive ink was dried, a 1.0% by mass aqueous solution of ascorbic acid was applied as an oxide remover (reducing agent) on the dried conductive ink. Thereafter, in an inert gas atmosphere, a temperature of 90° C. was maintained for 30 minutes. Next, the temperature was raised to 350° C. at a rate of 5° C./minute, and then heated at 350° C. for 30 minutes to form the conductive particle layer 31 .
·在导电颗粒层31上进行铜的无电镀。无电镀层的厚度设为0.2μm。- Electroless copper plating is performed on the conductive particle layer 31 . The thickness of the electroless plating layer was set to 0.2 μm.
·在无电镀层上,通过半加成-图案法形成导电图案30和盲孔40。• On the electroless plating layer, the conductive pattern 30 and the blind hole 40 are formed by a semi-additive-patterning method.
·使电流为5A、脉冲宽度为100μs的脉冲电流在盲孔40中通电。• A pulse current with a current of 5 A and a pulse width of 100 μs was passed through the blind hole 40 .
(结果)(result)
·盲孔40在通电前的电阻值为1.4Ω。· The resistance value of the blind hole 40 before power-on is 1.4Ω.
·盲孔40在通电后的电阻值为0.11Ω。· The resistance value of the blind hole 40 after electrification is 0.11Ω.
<实施例2><Example 2>
·使制造条件与实施例1相同,不同之处在于:在导电性墨干燥后,将谷氨酸的1.0质量%水溶液作为氧化物去除剂(氧化物溶解剂)涂布于导电性墨的干燥物上。・The production conditions were the same as in Example 1, except that after the conductive ink was dried, a 1.0% by mass aqueous solution of glutamic acid was applied as an oxide remover (oxide dissolver) to the dry conductive ink. things.
(结果)(result)
·盲孔40在通电前的电阻值为1.2Ω。· The resistance value of the blind hole 40 before power-on is 1.2Ω.
·盲孔40在通电后的电阻值为0.09Ω。· The resistance value of the blind hole 40 after electrification is 0.09Ω.
<实施例3><Example 3>
·使制造条件与实施例1相同,不同之处在于:在导电性墨干燥后,将马来酸的1.0质量%水溶液作为氧化物去除剂(氧化物溶解剂)涂布于导电性墨的干燥物上。・The production conditions were the same as in Example 1, except that after the conductive ink was dried, a 1.0% by mass aqueous solution of maleic acid was applied as an oxide remover (oxide dissolver) to the dry conductive ink. things.
(结果)(result)
·盲孔40在通电前的电阻值为1.2Ω。· The resistance value of the blind hole 40 before power-on is 1.2Ω.
·盲孔40在通电后的电阻值为0.09Ω。· The resistance value of the blind hole 40 after electrification is 0.09Ω.
<对比例><Comparative example>
·使制造条件与实施例1~3相同,不同之处在于:没有涂布氧化物去除剂。·The production conditions were the same as in Examples 1 to 3 except that no oxide remover was applied.
(结果)(result)
·盲孔40在通电前的电阻值为1.8Ω。· The resistance value of the blind hole 40 before power-on is 1.8Ω.
·盲孔40在通电后的电阻值为0.14Ω。· The resistance value of the blind hole 40 after electrification is 0.14Ω.
<评价><Evaluation>
参照图5对各实施例和对比例进行比较。The examples and comparative examples are compared with reference to FIG. 5 .
对于各实施例和对比例中的任意一个,在盲孔40中进行脉冲通电,脉冲通电的效果都相同。即,通电后的电阻值比通电前的电阻值小。据认为,这是由于在脉冲通电前,在导电性颗粒31A之间的接触部分、以及导电性颗粒31A与导电基板10之间的接触部分处电阻值比较高,与此相对的是,脉冲通电后,各接触部分被加热而熔融或烧结,使各接触部分的电阻值降低。For any of the examples and comparative examples, the effects of the pulsed current are the same when the pulsed current is applied in the blind hole 40 . That is, the resistance value after energization is smaller than the resistance value before energization. This is considered to be because the resistance value is relatively high at the contact portion between the conductive particles 31A and the contact portion between the conductive particle 31A and the conductive substrate 10 before the pulse energization, whereas the pulse energization Afterwards, each contact part is heated and melted or sintered, so that the resistance value of each contact part is reduced.
另一方面,对通电前的盲孔40的电阻值进行比较,各实施例的电阻值比对比例的电阻值小。据认为,这是由于对于任意一个实施例,由于涂布了氧化物去除剂,因而除去了导电性颗粒31A表面的氧化物和导电基板10表面(盲孔40底面)的氧化物。On the other hand, comparing the resistance values of the blind vias 40 before energization, the resistance values of the respective examples were smaller than the resistance values of the comparative examples. This is considered to be because in any of the examples, the oxide on the surface of the conductive particles 31A and the oxide on the surface of the conductive substrate 10 (the bottom surface of the blind hole 40 ) were removed due to the application of the oxide remover.
在下文中,根据本实施方案,可以实现以下作用效果。Hereinafter, according to the present embodiment, the following operational effects can be achieved.
(1)在绝缘层20上涂布导电性墨以形成导电颗粒层31。接下来,通过电镀在导电颗粒层31上形成盲孔40。进一步,除去盲孔40周围的导电颗粒层31和无电镀层32。根据该方法,形成盲孔40后除去导电颗粒层31。因此,可以采用用于形成导电颗粒层31的低粘度导电性墨。由此,可以抑制由于导电性膜的粘度低而导致的盲孔直径的偏差。(1) Coating conductive ink on the insulating layer 20 to form the conductive particle layer 31 . Next, blind holes 40 are formed on the conductive particle layer 31 by electroplating. Further, the conductive particle layer 31 and the electroless plating layer 32 around the blind hole 40 are removed. According to this method, the conductive particle layer 31 is removed after the blind hole 40 is formed. Therefore, a low-viscosity conductive ink for forming the conductive particle layer 31 can be used. Thereby, variation in the diameter of the blind hole due to the low viscosity of the conductive film can be suppressed.
(2)形成盲孔40后,对盲孔40进行通电加热处理。盲孔40包含导电颗粒层31。另外,导电颗粒层31的电阻值容易受到导电性颗粒31A之间的接触部分处的接触电阻的影响。根据本实施方案,通过对盲孔40进行通电加热处理,使导电性颗粒31A之间的接触部分熔融或者烧结。由此,能够降低导电性颗粒31A之间的接触电阻,进而降低盲孔40的电阻值。(2) After the blind hole 40 is formed, the blind hole 40 is energized and heated. The blind hole 40 contains the conductive particle layer 31 . In addition, the resistance value of the conductive particle layer 31 is easily affected by the contact resistance at the contact portion between the conductive particles 31A. According to the present embodiment, the contact portions between the conductive particles 31A are melted or sintered by subjecting the blind vias 40 to heat treatment with electricity. Accordingly, the contact resistance between the conductive particles 31A can be reduced, thereby reducing the resistance value of the blind hole 40 .
(3)使导电性墨的溶剂蒸发以形成导电颗粒层31后,在导电颗粒层31上形成无电镀层32。根据该方法,由于在导电性颗粒31A之间的间隙中填充有镀材,因此可以使导电颗粒层31变得致密。结果,能够降低盲孔40的电阻值。(3) After evaporating the solvent of the conductive ink to form the conductive particle layer 31 , the electroless plating layer 32 is formed on the conductive particle layer 31 . According to this method, since the gaps between the conductive particles 31A are filled with the plating material, the conductive particle layer 31 can be made dense. As a result, the resistance value of the blind via 40 can be reduced.
(4)形成导电颗粒层31后,在导电颗粒层31上涂布氧化物去除剂。根据该构成,通过氧化物去除剂除去了导电基板10表面的氧化物,因此导电基板10和导电颗粒层31的接合强度变大。结果,抑制了导电基板10和导电颗粒层31之间的剥离。(4) After the conductive particle layer 31 is formed, an oxide remover is applied on the conductive particle layer 31 . According to this configuration, since the oxide on the surface of the conductive substrate 10 is removed by the oxide remover, the bonding strength between the conductive substrate 10 and the conductive particle layer 31 increases. As a result, peeling between the conductive substrate 10 and the conductive particle layer 31 is suppressed.
(5)在涂布氧化物去除剂后,在惰性气氛中对其进行加热处理。根据该方法,与在空气中进行的加热处理相比,氧化物去除剂与空气中的氧的反应得到抑制,从而促进了氧化物去除剂与导电基板10的氧化物发生反应。因此,更进一步抑制了导电基板10和导电颗粒层31之间的剥离。(5) After applying the oxide remover, it is heat-treated in an inert atmosphere. According to this method, the reaction of the oxide remover with oxygen in the air is suppressed compared to the heat treatment performed in air, thereby promoting the reaction of the oxide remover with the oxide of the conductive substrate 10 . Therefore, peeling between the conductive substrate 10 and the conductive particle layer 31 is further suppressed.
(6)作为氧化物去除剂,可以采用将氧化物还原的还原剂、以及将氧化物溶解的溶解物质中的至少一者。还原剂将氧化物还原而使氧化物分解。溶解物质将氧化物溶解而使氧化物分解。根据该方法,由于导电基板10的氧化物被分解,导电基板10和导电颗粒层31之间的接合力变大。(6) As the oxide removal agent, at least one of a reducing agent that reduces oxides and a dissolved substance that dissolves oxides can be used. The reducing agent reduces the oxide to decompose the oxide. The dissolved substance dissolves the oxide to decompose the oxide. According to this method, since the oxide of the conductive substrate 10 is decomposed, the joining force between the conductive substrate 10 and the conductive particle layer 31 becomes large.
(7)导电基板10可以采用不锈钢基板。根据该构成,与导电基板10采用铜材的情况相比,印刷电路板1能够具有高弹性。(7) The conductive substrate 10 may be a stainless steel substrate. According to this configuration, the printed wiring board 1 can have higher elasticity than when a copper material is used for the conductive substrate 10 .
(8)盲孔40具有导电颗粒层31、无电镀层32和电镀层33。盲孔40是在绝缘层20上依次层叠无电镀层和电镀层33而形成的。然而,在该构造中,由于绝缘层20和无电镀层32之间的接合强度弱,因此无电镀层32可能会从绝缘层20剥离。在这方面,根据本实施方案,电镀层33通过导电颗粒层31和无电镀层32而与导电基板10连接。在这种情况下,导电颗粒层31与绝缘层20的接合力比无电镀层与绝缘层20的接合强度大。因此,抑制了导电颗粒层31从绝缘层20的剥离。(8) The blind hole 40 has the conductive particle layer 31 , the electroless plating layer 32 and the electroplating layer 33 . The blind hole 40 is formed by sequentially laminating the electroless plating layer and the electroplating layer 33 on the insulating layer 20 . However, in this configuration, since the bonding strength between the insulating layer 20 and the electroless plating layer 32 is weak, the electroless plating layer 32 may peel off from the insulating layer 20 . In this regard, according to the present embodiment, the plating layer 33 is connected to the conductive substrate 10 through the conductive particle layer 31 and the electroless plating layer 32 . In this case, the bonding force between the conductive particle layer 31 and the insulating layer 20 is greater than the bonding strength between the electroless plating layer and the insulating layer 20 . Therefore, peeling of the conductive particle layer 31 from the insulating layer 20 is suppressed.
(9)多个导电性颗粒31A在互相接触的部分处被熔融或烧结而相互连接。另外,导电性颗粒31A和导电基板10在互相接触的部分处被熔融或烧结而相互连接。根据该构成,由于盲孔40的导通路径的电流密度增加,能够使盲孔40的电阻值变小。(9) The plurality of conductive particles 31A are fused or sintered to be connected to each other at portions in contact with each other. In addition, the conductive particles 31A and the conductive substrate 10 are fused or sintered to be connected to each other at portions in contact with each other. According to this configuration, since the current density of the conduction path of the blind hole 40 increases, the resistance value of the blind hole 40 can be reduced.
需要说明的是,还可以对本实施方案进行如下所示的变更。It should be noted that the following modifications can also be made to this embodiment.
·通常,由于不锈钢表面容易发生氧化,因此不锈钢基板与盲孔40的连接强度可能会降低。为了防止该情况,作为导电基板10的不锈钢基板在其与绝缘层20的接触面上可以具有镍层。根据该构成,由于镍层抑制了不锈钢表面的氧化,从而能够抑制不锈钢基板与盲孔40的连接强度的降低。· Generally, since the surface of stainless steel is prone to oxidation, the connection strength of the stainless steel substrate and the blind hole 40 may be reduced. In order to prevent this, the stainless steel substrate as the conductive substrate 10 may have a nickel layer on its contact surface with the insulating layer 20 . According to this configuration, since the nickel layer suppresses oxidation of the surface of the stainless steel, it is possible to suppress a decrease in connection strength between the stainless steel substrate and the blind hole 40 .
·在导电性墨干燥后,在导电颗粒层31上涂布氧化物去除剂,但是也可以预先在导电性墨中添加氧化物去除剂。即使这样,仍可以使导电性墨中的还原剂和溶解物质与导电基板10的氧化物接触,从而分解导电基板10的氧化物。根据该方法,不需要氧化物去除剂的涂布以及含有氧化物去除剂的溶液的干燥各工序,从而使制造工序简化。· After the conductive ink is dried, the oxide remover is applied on the conductive particle layer 31 , but the oxide remover may be added to the conductive ink in advance. Even so, the reducing agent and dissolved substances in the conductive ink can be brought into contact with the oxide of the conductive substrate 10 to decompose the oxide of the conductive substrate 10 . According to this method, the steps of applying the oxide removing agent and drying the solution containing the oxide removing agent are unnecessary, thereby simplifying the manufacturing process.
·在导电性墨干燥后,进行氧化物去除剂的涂布及干燥,但是也可以在导电性颗粒31A的烧结工序中包括氧化物去除剂的干燥。例如,用两阶段的加热温度,在惰性气氛下对氧化物去除剂的涂布物进行加热。将第1阶段的温度设为使氧化物去除剂的水分蒸发的温度(即50℃~100℃),并维持30分钟。然后,将第2阶段的温度设为350℃,并维持30分钟。- After the conductive ink is dried, the application and drying of the oxide remover are performed, but the drying of the oxide remover may be included in the sintering process of the conductive particles 31A. For example, the oxide remover coating is heated under an inert atmosphere using two stages of heating temperature. The temperature in the first stage is set to a temperature at which moisture in the oxide remover evaporates (that is, 50° C. to 100° C.), and is maintained for 30 minutes. Then, the temperature of the second stage was set to 350° C. and maintained for 30 minutes.
·也可以通过半加成-全板(semi-additive panel)法形成导电图案30和盲孔40。在任意一个制造方法中,都可以在形成导电图案30后除去导电颗粒层31和无电镀层32,因此,与传统的方法相比,能够提高盲孔40的尺寸精确度。• The conductive pattern 30 and the blind hole 40 may also be formed by a semi-additive panel method. In any manufacturing method, the conductive particle layer 31 and the electroless plating layer 32 can be removed after the conductive pattern 30 is formed, and therefore, the dimensional accuracy of the blind hole 40 can be improved compared with the conventional method.
·本发明也适用于连接导电图案30以及设置于其上方或下方的导电图案30的盲孔40。· The present invention is also applicable to the blind hole 40 connecting the conductive pattern 30 and the conductive pattern 30 disposed above or below it.
·除了用于搭载硬盘驱动中的磁头的磁头挂起用印刷电路板1以外,本发明还适用于各种印刷电路板1。- The present invention is applicable to various printed circuit boards 1 other than the printed circuit board 1 for head suspension used for mounting a magnetic head in a hard disk drive.
Claims (10)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011-083902 | 2011-04-05 | ||
| JP2011083902A JP5335023B2 (en) | 2011-04-05 | 2011-04-05 | Method for manufacturing printed wiring board |
| PCT/JP2012/058409 WO2012137669A1 (en) | 2011-04-05 | 2012-03-29 | Printed circuit board and method for producing printed circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102918937A CN102918937A (en) | 2013-02-06 |
| CN102918937B true CN102918937B (en) | 2016-11-09 |
Family
ID=46969070
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201280001484.0A Expired - Fee Related CN102918937B (en) | 2011-04-05 | 2012-03-29 | Printed circuit board and method of manufacturing the printed circuit board |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP5335023B2 (en) |
| CN (1) | CN102918937B (en) |
| WO (1) | WO2012137669A1 (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104347533B (en) * | 2013-08-01 | 2020-05-26 | 日月光半导体制造股份有限公司 | Semiconductor package and method of manufacturing the same |
| JP6473018B2 (en) * | 2015-03-10 | 2019-02-20 | 住友電工プリントサーキット株式会社 | Method for manufacturing substrate for printed wiring board, substrate for printed wiring board and printed wiring board |
| CN107634012B (en) * | 2017-09-13 | 2021-05-07 | 京东方科技集团股份有限公司 | A package substrate and preparation method thereof, display panel, and display device |
| JP7515339B2 (en) * | 2020-08-07 | 2024-07-12 | 日東電工株式会社 | Method for manufacturing a wired circuit board, and wired circuit board |
| JP7289602B2 (en) * | 2020-11-13 | 2023-06-12 | 日東電工株式会社 | WIRED CIRCUIT BOARD AND METHOD FOR MANUFACTURING WIRED CIRCUIT BOARD |
| JP2023031643A (en) * | 2021-08-25 | 2023-03-09 | アオイ電子株式会社 | Wiring substrate and manufacturing method for the same |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1794900A (en) * | 2004-12-24 | 2006-06-28 | 日本Cmk株式会社 | Printed circuit board and method of manufacturing the same |
| JP2010118460A (en) * | 2008-11-12 | 2010-05-27 | Sumitomo Electric Ind Ltd | Printed wiring board and manufacturing method thereof |
| WO2010122918A1 (en) * | 2009-04-24 | 2010-10-28 | 住友電気工業株式会社 | Substrate for printed wiring board, printed wiring board, and methods for producing same |
| JP2010272837A (en) * | 2009-04-24 | 2010-12-02 | Sumitomo Electric Ind Ltd | Printed wiring board substrate, printed wiring board, and method for manufacturing printed wiring board substrate |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009026898A (en) * | 2007-07-18 | 2009-02-05 | Daisho Denshi:Kk | Method of manufacturing multilayer printed wiring board, and multilayer printed wiring board |
| JP2010153628A (en) * | 2008-12-25 | 2010-07-08 | Hitachi Chem Co Ltd | Method for manufacturing multilayer wiring board |
-
2011
- 2011-04-05 JP JP2011083902A patent/JP5335023B2/en active Active
-
2012
- 2012-03-29 CN CN201280001484.0A patent/CN102918937B/en not_active Expired - Fee Related
- 2012-03-29 WO PCT/JP2012/058409 patent/WO2012137669A1/en active Application Filing
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1794900A (en) * | 2004-12-24 | 2006-06-28 | 日本Cmk株式会社 | Printed circuit board and method of manufacturing the same |
| JP2010118460A (en) * | 2008-11-12 | 2010-05-27 | Sumitomo Electric Ind Ltd | Printed wiring board and manufacturing method thereof |
| WO2010122918A1 (en) * | 2009-04-24 | 2010-10-28 | 住友電気工業株式会社 | Substrate for printed wiring board, printed wiring board, and methods for producing same |
| JP2010272837A (en) * | 2009-04-24 | 2010-12-02 | Sumitomo Electric Ind Ltd | Printed wiring board substrate, printed wiring board, and method for manufacturing printed wiring board substrate |
| TW201101947A (en) * | 2009-04-24 | 2011-01-01 | Sumitomo Electric Industries | Substrate for printed wiring board, printed wiring board and method for manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5335023B2 (en) | 2013-11-06 |
| CN102918937A (en) | 2013-02-06 |
| WO2012137669A1 (en) | 2012-10-11 |
| JP2012222047A (en) | 2012-11-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4741616B2 (en) | Method for forming photoresist laminated substrate | |
| CN102918937B (en) | Printed circuit board and method of manufacturing the printed circuit board | |
| JP5428667B2 (en) | Manufacturing method of semiconductor chip mounting substrate | |
| WO2010122918A1 (en) | Substrate for printed wiring board, printed wiring board, and methods for producing same | |
| JP5859075B1 (en) | Wiring board manufacturing method, wiring board, and dispersion for manufacturing wiring board | |
| JP4775204B2 (en) | Method for forming conductive pattern, method for manufacturing wiring board, and wiring board | |
| CN110972403A (en) | Forming method of fine embedded circuit based on nano copper | |
| WO2016194972A1 (en) | Printed wiring board substrate, printed wiring board, and method for producing printed wiring board substrate | |
| JP6466110B2 (en) | Printed wiring board substrate, printed wiring board, and printed wiring board manufacturing method | |
| JP5711788B2 (en) | Printed wiring board | |
| JP4801189B2 (en) | Printed circuit board and manufacturing method thereof | |
| JP5038834B2 (en) | Insulating resin composition with plating nucleus | |
| TW201505498A (en) | Hole-filling substrate with surface conductive film and production method thereof, and method for preventing expansion and peeling | |
| JP2013093359A (en) | Semiconductor chip mounting substrate and manufacturing method therefor | |
| US11406024B2 (en) | Multi-layer circuit board with traces thicker than a circuit board | |
| JP2009081208A (en) | Method for manufacturing printed wiring board | |
| JP2007165634A (en) | Wiring board manufacturing method | |
| JP2019161016A (en) | Printed wiring board substrate, printed wiring board, printed wiring board substrate manufacturing method, and copper nano ink | |
| US20210022252A1 (en) | Catalytic Laminate with Conductive Traces formed during Lamination | |
| WO2009008273A1 (en) | Process for producing printed wiring board and printed wiring board produced by the production process | |
| JP2013089913A (en) | Substrate for mounting semiconductor chip and manufacturing method thereof | |
| JP5938948B2 (en) | Semiconductor chip mounting substrate and manufacturing method thereof | |
| JP2017101314A (en) | Metal connection structure and method for producing the same | |
| JP2013093360A (en) | Semiconductor chip mounting substrate and manufacturing method of the same | |
| JPH06224538A (en) | Manufacture of ceramic circuit board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20161109 Termination date: 20190329 |