CN114122222B - Composite passivation layer, manufacturing method thereof and LED chip - Google Patents
Composite passivation layer, manufacturing method thereof and LED chip Download PDFInfo
- Publication number
- CN114122222B CN114122222B CN202111558381.1A CN202111558381A CN114122222B CN 114122222 B CN114122222 B CN 114122222B CN 202111558381 A CN202111558381 A CN 202111558381A CN 114122222 B CN114122222 B CN 114122222B
- Authority
- CN
- China
- Prior art keywords
- layer
- passivation
- led chip
- refractive index
- composite
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002161 passivation Methods 0.000 title claims abstract description 190
- 239000002131 composite material Substances 0.000 title claims abstract description 61
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 15
- 230000002441 reversible effect Effects 0.000 claims abstract description 23
- 230000005684 electric field Effects 0.000 claims abstract description 12
- 239000004065 semiconductor Substances 0.000 claims description 56
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 44
- 239000000758 substrate Substances 0.000 claims description 32
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 22
- 235000013842 nitrous oxide Nutrition 0.000 claims description 22
- 229910000077 silane Inorganic materials 0.000 claims description 21
- 238000002156 mixing Methods 0.000 claims description 15
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 7
- 230000001681 protective effect Effects 0.000 claims description 7
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 239000007789 gas Substances 0.000 claims description 5
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- -1 oxygen ions Chemical class 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 2
- 238000002360 preparation method Methods 0.000 claims 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 abstract description 18
- 230000008595 infiltration Effects 0.000 abstract description 6
- 238000001764 infiltration Methods 0.000 abstract description 6
- 238000003475 lamination Methods 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 265
- 239000000463 material Substances 0.000 description 14
- 230000004888 barrier function Effects 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 230000005855 radiation Effects 0.000 description 8
- 229910002601 GaN Inorganic materials 0.000 description 7
- 229910007991 Si-N Inorganic materials 0.000 description 7
- 229910006294 Si—N Inorganic materials 0.000 description 7
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 6
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 229910052725 zinc Inorganic materials 0.000 description 3
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 2
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 230000007480 spreading Effects 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- 229910018557 Si O Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/84—Coatings, e.g. passivation layers or antireflective coatings
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
- C23C16/402—Silicon dioxide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/01—Manufacture or treatment
- H10H20/034—Manufacture or treatment of coatings
Landscapes
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Led Devices (AREA)
Abstract
Description
技术领域technical field
本发明涉及发光二极管领域,尤其涉及一种复合钝化层及其制作方法、LED芯片。The invention relates to the field of light-emitting diodes, in particular to a composite passivation layer, a manufacturing method thereof, and an LED chip.
背景技术Background technique
随着LED显屏市场的不断发展,由于LED显屏常在高温高湿的环境下使用,且内部的LED芯片常处于逆压工作,因此应用端对显屏的小尺寸LED芯片的耐压提出了更高的需求,通常在85%湿度及85℃的高温高湿下在芯片上加载逆向电压来进行验证(及双85逆压可靠性实验)。在这种严苛环境下的失效模式是高温加速水汽渗入芯片内部后,在高逆向电场的作用下与芯片的N型GaN发生电化学反应,造成烧伤。目前芯片通过表面的钝化保护层(通常材质为SiO2),来隔绝水汽,阻止水汽渗入芯片内部。With the continuous development of the LED display market, since LED displays are often used in high-temperature and high-humidity environments, and the internal LED chips are often under reverse pressure, the application side proposes a proposal for the withstand voltage of the small-sized LED chips of the display. In order to meet higher requirements, it is usually verified by loading reverse voltage on the chip under 85% humidity and high temperature and high humidity of 85°C (and double 85 reverse voltage reliability experiment). The failure mode in this harsh environment is that after high temperature accelerates water vapor to penetrate into the chip, it will electrochemically react with the N-type GaN of the chip under the action of a high reverse electric field, causing burns. At present, the chip uses a passivation protective layer (usually made of SiO2) on the surface to isolate water vapor and prevent water vapor from penetrating into the chip.
然而,现有钝化保护层通常采用硅烷(SiH4)、笑气(N2O)反应生成绝缘的SiO2,膜层中不可避免的会掺杂部分Si-N键(表现为折射率偏高至1.5左右,纯SiO2的折射率为1.46)。Si-N的键能相比Si-O键的键能更低,在双85逆压可靠性实验中,由于存在逆向强电场作用,大量热电子注入,热电子与被俘获的空穴符合释放能量,令键结断裂,并持续恶化导致膜层开裂,水汽渗入造成失效。因此需要通过降低硅烷/笑气的气体流量比例来降低膜层中的Si-N键,但是,随着硅烷/笑气气体流量比的降低,膜层的折射率不断下降至1.46甚至1.46以下,此时膜层内微孔洞增加(微孔洞内折射率为1,会拉低整体膜层的折射率),水汽反而更容易由钝化保护层渗入。因此折射率偏高,膜层会在逆压强电场的作用下断裂,导致水汽渗入;折射率过低,水汽会通过微孔洞渗入,均无法杜绝水汽对芯片内部的侵蚀。However, the existing passivation protection layer usually uses silane (SiH4) and laughing gas (N2O) to react to generate insulating SiO2, and the film layer will inevitably be doped with some Si-N bonds (shown as a high refractive index to about 1.5 , the refractive index of pure SiO2 is 1.46). The bond energy of Si-N is lower than that of Si-O bond. In the double 85 reverse pressure reliability experiment, due to the reverse strong electric field, a large number of hot electrons are injected, and the hot electrons are released in accordance with the trapped holes. The energy breaks the bond, and the continuous deterioration leads to cracking of the film layer, and the infiltration of water vapor causes failure. Therefore, it is necessary to reduce the Si-N bond in the film layer by reducing the gas flow ratio of silane/laughing gas. However, as the gas flow ratio of silane/laughing gas decreases, the refractive index of the film layer continues to drop to 1.46 or even below 1.46. At this time, the micro-voids in the film layer increase (the refractive index in the micro-voids is 1, which will lower the refractive index of the entire film layer), and water vapor is more likely to infiltrate through the passivation protective layer. Therefore, if the refractive index is too high, the film layer will break under the action of the reverse pressure electric field, causing water vapor to infiltrate; if the refractive index is too low, water vapor will infiltrate through micropores, which cannot prevent water vapor from eroding the inside of the chip.
有鉴于此,为克服现有技术倒装LED芯片的上述缺陷,本发明人专门设计了一种复合钝化层及其制作方法、LED芯片,本案由此产生。In view of this, in order to overcome the above-mentioned defects of flip-chip LED chips in the prior art, the inventor specially designed a composite passivation layer, its manufacturing method, and LED chip, and this case arose from this.
发明内容Contents of the invention
本发明的目的在于提供一种复合钝化层及其制作方法、LED芯片,以提高LED芯片的逆向强电场耐受能力,并防止水汽的进入。The object of the present invention is to provide a composite passivation layer and its manufacturing method, and LED chip, so as to improve the reverse strong electric field tolerance of the LED chip and prevent the entry of water vapor.
为了实现上述目的,本发明采用的技术方案如下:In order to achieve the above object, the technical scheme adopted in the present invention is as follows:
一种复合钝化层,作为客体的保护膜层,包括:依次堆叠的钝化底层及钝化顶层,且所述钝化底层的折射率小于所述钝化顶层的折射率;所述钝化底层用于接触客体的表面并使其耐受逆向电场,所述钝化顶层作为客体与外界接触的膜层,用于减少孔洞。A composite passivation layer, as a protective film layer of the object, comprising: a passivation bottom layer and a passivation top layer stacked in sequence, and the refractive index of the passivation bottom layer is smaller than the refractive index of the passivation top layer; the passivation The bottom layer is used to contact the surface of the object and make it withstand the reverse electric field, and the passivation top layer is used as a film layer between the object and the outside world to reduce holes.
优选地,在所述钝化底层及钝化顶层之间还设有中间层,且所述中间层的折射率介于所述钝化底层和钝化顶层之间,用于过渡所述钝化底层和钝化顶层之间的相互应力。Preferably, an intermediate layer is also provided between the passivation bottom layer and the passivation top layer, and the refractive index of the intermediate layer is between the passivation bottom layer and the passivation top layer, for transitioning the passivation Mutual stress between bottom layer and passivated top layer.
优选地,所述钝化底层的折射率为1.40~1.50,包括端点值;Preferably, the refractive index of the passivation bottom layer is 1.40-1.50, inclusive;
所述中间层的折射率为1.42~1.52,包括端点值;The refractive index of the intermediate layer is 1.42-1.52, inclusive;
所述钝化顶层的折射率为1.45~1.55,包括端点值。The refractive index of the passivated top layer is 1.45-1.55, inclusive.
优选地,所述复合钝化层包括透明的绝缘材料,如二氧化硅等。Preferably, the composite passivation layer includes a transparent insulating material, such as silicon dioxide or the like.
优选地,所述制作方法包括如下步骤:Preferably, the manufacturing method includes the steps of:
步骤S01、将保护客体放置于反应腔中,且反应腔体保持在预热温度;Step S01, placing the protected object in the reaction chamber, and keeping the reaction chamber at a preheating temperature;
步骤S02、往腔体通入硅烷与笑气的混合气体,以形成钝化底层,且所述钝化底层的折射率为1.40~1.50,包括端点值;Step S02, injecting a mixed gas of silane and laughing gas into the cavity to form a passivation bottom layer, and the refractive index of the passivation bottom layer is 1.40-1.50, inclusive;
步骤S03、增大所通入的硅烷与笑气的混合比例,以形成中间层,且所述中间层的折射率为1.42~1.52,包括端点值;Step S03, increasing the mixing ratio of the introduced silane and laughing gas to form an intermediate layer, and the refractive index of the intermediate layer is 1.42-1.52, inclusive;
步骤S04、再次增大所通入的硅烷与笑气的混合比例,以形成钝化顶层,且钝化顶层的折射率为1.45~1.55,包括端点值。Step S04 , increasing the mixing ratio of the injected silane and laughing gas again to form a passivation top layer, and the refractive index of the passivation top layer is 1.45˜1.55, including the endpoint values.
优选地,步骤S02中,所述硅烷与笑气的混合比例为2:320~6:320,包括端点值;Preferably, in step S02, the mixing ratio of silane and laughing gas is 2:320-6:320, including the endpoint value;
步骤S03中,所述硅烷与笑气的混合比例为2:320~2:50,包括端点值;In step S03, the mixing ratio of silane and laughing gas is 2:320-2:50, including the endpoint value;
步骤S04中,所述硅烷与笑气的混合比例为1:50~2:50,包括端点值。In step S04, the mixing ratio of the silane and laughing gas is 1:50-2:50, including the endpoints.
优选地,在所述步骤S02、S03及S04中,还可以通入氮气,用于结合过剩的氧离子。Preferably, in the steps S02 , S03 and S04 , nitrogen gas may also be introduced to bind excess oxygen ions.
本发明还提供了一种LED芯片,其为水平结构的LED芯片,包括:The present invention also provides an LED chip, which is a LED chip with a horizontal structure, comprising:
衬底;Substrate;
设置于所述衬底表面的外延叠层,所述外延叠层包括沿第一方向依次堆叠的第一型半导体层、有源区以及第二型半导体层,且所述外延叠层的局部区域蚀刻至部分所述的第一型半导体层形成凹槽及台面;所述第一方向垂直于所述衬底,并由所述衬底指向所述外延叠层;An epitaxial stack disposed on the surface of the substrate, the epitaxial stack includes a first-type semiconductor layer, an active region, and a second-type semiconductor layer stacked in sequence along a first direction, and a local area of the epitaxial stack Etching part of the first-type semiconductor layer to form grooves and mesas; the first direction is perpendicular to the substrate, and is directed from the substrate to the epitaxial stack;
第一电极,其层叠于所述凹槽的部分表面,且远离所述凹槽的侧壁而设置;a first electrode stacked on a part of the surface of the groove and disposed away from the sidewall of the groove;
第二电极,其层叠于所述台面的部分表面;a second electrode laminated on a part of the surface of the mesa;
复合钝化层,其覆盖所述外延叠层的裸露面;所述复合钝化层包括上述所述的复合钝化层,且所述钝化底层接触所述LED芯片的外延叠层裸露面,所述钝化顶层作为LED芯片与外界接触的膜层。A composite passivation layer, which covers the exposed surface of the epitaxial stack; the composite passivation layer includes the above-mentioned composite passivation layer, and the passivation bottom layer contacts the exposed surface of the epitaxial stack of the LED chip, The passivation top layer serves as a film layer for the LED chip to be in contact with the outside world.
优选地,在所述台面还设有透明导电层,且所述复合钝化层覆盖所述透明导电层。Preferably, a transparent conductive layer is further provided on the mesa, and the composite passivation layer covers the transparent conductive layer.
本发明还提供了一种LED芯片,其为垂直结构的LED芯片,包括:The present invention also provides a kind of LED chip, and it is the LED chip of vertical structure, comprises:
导电基板;conductive substrate;
设置于所述导电基板表面的键合层、金属反射镜及外延叠层,所述外延叠层包括沿第一方向依次堆叠的第二型半导体层、有源区以及第一型半导体层,所述第一方向垂直于所述导电基板,并由所述导电基板指向所述外延叠层;A bonding layer, a metal reflector, and an epitaxial stack disposed on the surface of the conductive substrate, the epitaxial stack includes a second-type semiconductor layer, an active region, and a first-type semiconductor layer stacked in sequence along the first direction, so The first direction is perpendicular to the conductive substrate, and is directed from the conductive substrate to the epitaxial stack;
第一电极,其层叠于所述第一型半导体层背离所述有源区的一侧表面;a first electrode stacked on a surface of the first-type semiconductor layer facing away from the active region;
第二电极,其层叠于所述导电基板的背面;a second electrode stacked on the back of the conductive substrate;
复合钝化层,其覆盖所述外延叠层的裸露面;所述复合钝化层包括上述任一项所述的复合钝化层,且所述钝化底层接触所述LED芯片的外延叠层裸露面,所述钝化顶层作为LED芯片与外界接触的膜层。A composite passivation layer covering the exposed surface of the epitaxial stack; the composite passivation layer includes the composite passivation layer described in any one of the above, and the passivation bottom layer contacts the epitaxial stack of the LED chip On the exposed surface, the passivation top layer serves as a film layer for the LED chip to be in contact with the outside world.
经由上述的技术方案可知,本发明提供的复合钝化层及LED芯片,通过在LED芯片的外延叠层裸露面设有复合钝化层,其中,复合钝化层包括依次堆叠的钝化底层及钝化顶层,且所述钝化底层的折射率小于所述钝化顶层的折射率,所述钝化底层用于接触LED芯片的表面并使其耐受逆向电场,所述钝化顶层作为LED芯片与外界接触的膜层,用于减少孔洞;从而提升抗高逆压性能,并避免水汽的渗入。It can be seen from the above technical solutions that the composite passivation layer and the LED chip provided by the present invention are provided with a composite passivation layer on the exposed surface of the epitaxial laminate of the LED chip, wherein the composite passivation layer includes a passivation bottom layer stacked in sequence and Passivate the top layer, and the refractive index of the passivated bottom layer is smaller than the refractive index of the passivated top layer, the passivated bottom layer is used to contact the surface of the LED chip and make it withstand the reverse electric field, and the passivated top layer acts as an LED The film layer between the chip and the outside world is used to reduce holes; thereby improving the performance of high pressure resistance and avoiding the infiltration of water vapor.
进一步地,在所述钝化底层及钝化顶层之间还设有中间层,且所述中间层的折射率介于所述钝化底层和钝化顶层之间,用于过渡所述钝化底层和钝化顶层之间的相互应力,从而提升了复合钝化膜层的保护效果。Further, an intermediate layer is also provided between the passivation bottom layer and the passivation top layer, and the refractive index of the intermediate layer is between the passivation bottom layer and the passivation top layer, for transitioning the passivation The mutual stress between the bottom layer and the passivation top layer improves the protective effect of the composite passivation film layer.
此外,所述钝化底层的折射率为1.40~1.50,使其处于较低折射率区间,从而折射率降低可以Si-N键结数量降低,提升抗高逆压性能;所述钝化顶层的折射率为1.45~1.55,使其处于较高折射率区间,从而避免复合钝化膜层本身孔洞的增加,避免水汽的进入;同时,所述中间层的折射率为1.42~1.52,很好地实现了钝化底层和钝化顶层的应力过渡,并提升膜层的厚度。In addition, the refractive index of the passivated bottom layer is 1.40-1.50, so that it is in a lower refractive index range, so that the reduction of the refractive index can reduce the number of Si-N bonds, and improve the performance of high reverse pressure resistance; the passivated top layer The refractive index is 1.45-1.55, so that it is in a relatively high refractive index range, thereby avoiding the increase of holes in the composite passivation film layer itself, and avoiding the entry of water vapor; at the same time, the refractive index of the intermediate layer is 1.42-1.52, which is very good The stress transition between the passivation bottom layer and the passivation top layer is realized, and the thickness of the film layer is increased.
经由上述的技术方案可知,本发明提供的复合钝化层的制作方法,在实现上述LED芯片的有益效果的同时,其工艺制作简单便捷,便于生产化。It can be seen from the above technical solutions that the method for manufacturing the composite passivation layer provided by the present invention realizes the above-mentioned beneficial effects of the LED chip, and at the same time, its manufacturing process is simple and convenient, and it is convenient for production.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据提供的附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are only It is an embodiment of the present invention, and those skilled in the art can also obtain other drawings according to the provided drawings without creative work.
图1为本发明实施例1所提供的复合钝化层的结构示意图;FIG. 1 is a schematic structural view of a composite passivation layer provided in
图2为本发明实施例1所提供的复合钝化层的制作方法流程图;Fig. 2 is the flow chart of the manufacturing method of the composite passivation layer provided by
图3为本发明实施例2所提供的水平结构的LED芯片的结构示意图;FIG. 3 is a schematic structural diagram of an LED chip with a horizontal structure provided in
图4为本发明实施例3所提供的垂直结构的LED芯片的结构示意图;4 is a schematic structural diagram of a vertically structured LED chip provided by
图中符号说明:1、衬底,2、第一型半导体层,3、有源区,4、第二型半导体层,5、透明导电层,6、金属反射层,7、键合层,8、复合钝化层,81、钝化底层,82、中间层,83、钝化顶层,9、第二电极,10、第一电极,11、导电基板。Explanation of symbols in the figure: 1. Substrate, 2. First-type semiconductor layer, 3. Active region, 4. Second-type semiconductor layer, 5. Transparent conductive layer, 6. Metal reflective layer, 7. Bonding layer, 8. Composite passivation layer, 81. Passivation bottom layer, 82. Intermediate layer, 83. Passivation top layer, 9. Second electrode, 10. First electrode, 11. Conductive substrate.
具体实施方式Detailed ways
为使本发明的内容更加清晰,下面结合附图对本发明的内容作进一步说明。本发明不局限于该具体实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。In order to make the content of the present invention clearer, the content of the present invention will be further described below in conjunction with the accompanying drawings. The invention is not limited to this specific example. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
实施例1Example 1
如图1所示,本发明实施例1旨在提供一种复合钝化层8,其作为客体的保护膜层,包括:依次堆叠的钝化底层81及钝化顶层83,且所述钝化底层81的折射率小于所述钝化顶层83的折射率;所述钝化底层81用于接触客体的表面并使其耐受逆向电场,所述钝化顶层83作为客体与外界接触的膜层,用于减少孔洞。As shown in Figure 1,
本实施例中,在所述钝化底层81及钝化顶层83之间还设有中间层82,且所述中间层82的折射率介于所述钝化底层81和钝化顶层83之间,用于过渡所述钝化底层81和钝化顶层83之间的相互应力。In this embodiment, an intermediate layer 82 is also provided between the
本实施例中,所述钝化底层81的折射率为1.40~1.50,包括端点值;In this embodiment, the refractive index of the
所述中间层82的折射率为1.42~1.52,包括端点值;The refractive index of the intermediate layer 82 is 1.42-1.52, inclusive;
所述钝化顶层83的折射率为1.45~1.55,包括端点值。The refractive index of the passivation top layer 83 is 1.45˜1.55, inclusive.
本实施例中,所述钝化底层81的厚度为100~5000A,包括端点值。In this embodiment, the
本实施例中,所述中间层82的厚度为100~5000A,包括端点值。In this embodiment, the thickness of the intermediate layer 82 is 100˜5000 Å, inclusive.
本实施例中,所述钝化顶层83的厚度为100~5000A,包括端点值。In this embodiment, the thickness of the passivation top layer 83 is 100˜5000 Å, including the endpoint values.
本实施例中,所述复合钝化层8包括透明的绝缘材料,如二氧化硅等。In this embodiment, the
如图2所示,本实施例还提供了一种复合钝化层8的制作方法,所述制作方法包括如下步骤:As shown in Figure 2, the present embodiment also provides a method for making the
步骤S01、将保护客体放置于反应腔中,且反应腔体保持在预热温度;Step S01, placing the protected object in the reaction chamber, and keeping the reaction chamber at a preheating temperature;
步骤S02、往腔体通入硅烷与笑气的混合气体,以形成钝化底层,且所述钝化底层的折射率为1.40~1.50,所述钝化底层的厚度为100~5000A,包括端点值;Step S02, injecting a mixed gas of silane and laughing gas into the cavity to form a passivation bottom layer, and the refractive index of the passivation bottom layer is 1.40-1.50, and the thickness of the passivation bottom layer is 100-5000 Å, including the endpoints value;
步骤S03、增大所通入的硅烷与笑气的混合比例,以形成中间层,且所述中间层的折射率为1.42~1.52,所述中间层的厚度为100~5000A,包括端点值;Step S03, increasing the mixing ratio of the introduced silane and laughing gas to form an intermediate layer, and the refractive index of the intermediate layer is 1.42-1.52, and the thickness of the intermediate layer is 100-5000 Å, inclusive;
步骤S04、再次增大所通入的硅烷与笑气的混合比例,以形成钝化顶层,且钝化顶层的折射率为1.45~1.55,所述钝化顶层的厚度为100~5000A,包括端点值。Step S04, increase the mixing ratio of silane and laughing gas again to form a passivation top layer, and the refractive index of the passivation top layer is 1.45-1.55, and the thickness of the passivation top layer is 100-5000 Å, including the endpoints value.
本实施例中,步骤S02中,所述硅烷与笑气的混合比例为2:320~6:320,包括端点值;In this embodiment, in step S02, the mixing ratio of silane and laughing gas is 2:320 to 6:320, including the endpoint values;
步骤S03中,所述硅烷与笑气的混合比例为2:320~2:50,包括端点值;In step S03, the mixing ratio of silane and laughing gas is 2:320-2:50, including the endpoint value;
步骤S04中,所述硅烷与笑气的混合比例为1:50~2:50,包括端点值。In step S04, the mixing ratio of the silane and laughing gas is 1:50-2:50, including the endpoints.
本实施例中,在所述步骤S02、S03及S04中,还可以通入氮气,用于结合过剩的氧离子。In this embodiment, in the steps S02 , S03 and S04 , nitrogen gas may also be introduced to bind excess oxygen ions.
经由上述的技术方案可知,本发明实施例提供的复合钝化层,包括依次堆叠的钝化底层及钝化顶层,且所述钝化底层的折射率小于所述钝化顶层的折射率,所述钝化底层用于接触保护客体的表面并使其耐受逆向电场,所述钝化顶层作为保护客体与外界接触的膜层,用于减少孔洞;从而提升抗高逆压性能,并避免水汽的渗入。It can be seen from the above technical solutions that the composite passivation layer provided by the embodiment of the present invention includes a passivation bottom layer and a passivation top layer stacked in sequence, and the refractive index of the passivation bottom layer is smaller than that of the passivation top layer, so The passivation bottom layer is used to contact and protect the surface of the object and make it withstand the reverse electric field, and the passivation top layer is used as a film layer to protect the object from contact with the outside world, and is used to reduce holes; thereby improving the high reverse pressure resistance and avoiding water vapor infiltration.
进一步地,在所述钝化底层及钝化顶层之间还设有中间层,且所述中间层的折射率介于所述钝化底层和钝化顶层之间,用于过渡所述钝化底层和钝化顶层之间的相互应力,从而提升了复合钝化膜层的保护效果。Further, an intermediate layer is also provided between the passivation bottom layer and the passivation top layer, and the refractive index of the intermediate layer is between the passivation bottom layer and the passivation top layer, for transitioning the passivation The mutual stress between the bottom layer and the passivation top layer improves the protective effect of the composite passivation film layer.
此外,所述钝化底层的折射率为1.40~1.50,使其处于较低折射率区间,从而折射率降低可以Si-N键结数量降低,提升抗高逆压性能;所述钝化顶层的折射率为1.45~1.55,使其处于较高折射率区间,从而避免复合钝化膜层本身孔洞的增加,避免水汽的进入;同时,所述中间层的折射率为1.42~1.52,很好地实现了钝化底层和钝化顶层的应力过渡,并提升膜层的厚度。In addition, the refractive index of the passivated bottom layer is 1.40-1.50, so that it is in a lower refractive index range, so that the reduction of the refractive index can reduce the number of Si-N bonds, and improve the performance of high reverse pressure resistance; the passivated top layer The refractive index is 1.45-1.55, so that it is in a relatively high refractive index range, thereby avoiding the increase of holes in the composite passivation film layer itself, and avoiding the entry of water vapor; at the same time, the refractive index of the intermediate layer is 1.42-1.52, which is very good The stress transition between the passivation bottom layer and the passivation top layer is realized, and the thickness of the film layer is increased.
经由上述的技术方案可知,本发明实施例提供的复合钝化层的制作方法,在实现上述LED芯片的有益效果的同时,其工艺制作简单便捷,便于生产化。It can be known from the above technical solutions that the manufacturing method of the composite passivation layer provided by the embodiment of the present invention realizes the above-mentioned beneficial effects of the LED chip, and at the same time, its manufacturing process is simple and convenient, and is convenient for production.
实施例2Example 2
如图3所示,本发明实施例提供了一种LED芯片,其为水平结构的LED芯片,包括:As shown in Figure 3, an embodiment of the present invention provides an LED chip, which is a LED chip with a horizontal structure, including:
衬底1;substrate1;
设置于所述衬底表面的外延叠层,所述外延叠层包括沿第一方向依次堆叠的第一型半导体层2、有源区3以及第二型半导体层4,且所述外延叠层的局部区域蚀刻至部分所述的第一型半导体层2形成凹槽及台面;所述第一方向垂直于所述衬底,并由所述衬底指向所述外延叠层;An epitaxial stack disposed on the surface of the substrate, the epitaxial stack includes a first-
第一电极10,其层叠于所述凹槽的部分表面,且远离所述凹槽的侧壁而设置;a
第二电极9,其层叠于所述台面的部分表面;The
复合钝化层,8其覆盖所述外延叠层的裸露面;所述复合钝化层8采用实施例1所述的复合钝化层,且所述钝化底层81接触所述LED芯片的外延叠层裸露面,所述钝化顶层93作为LED芯片与外界接触的膜层。Composite passivation layer, 8, which covers the exposed surface of the epitaxial stack; the
本实施例中,在所述台面还设有透明导电层5,且所述复合钝化层8覆盖所述透明导电层5。In this embodiment, a transparent
第二电极9主要包括焊盘部分,该焊盘部分主要用于正面电极封装时外部打线。正面电极的焊盘可以根据实际的打线需要设计成不同的形状,具体如圆柱状或方块或其它的多边形。作为一个优选的实施方式,正面电极还可以包括从焊盘延伸的延伸部分,该延伸部分可以以预定的图案形状被形成,并且延伸部分可以具有各种形状,具体的如条状。The
第一电极10与第二电极9优选为金属材料制成。第二电极9的焊盘部分以及延伸部分还可以包括实现与半导体外延材料之间形成良好的欧姆接触的金属材料。The
需要说明的是,外延叠层为通过MOCVD或其它的生长方式获得的半导体垒晶叠层,该半导体垒晶叠层为能够提供常规的如紫外、蓝、绿、黄、红、红外光等辐射的半导体材料,具体的可以是200~950nm的材料,如常见的氮化物,具体的,如氮化镓基半导体垒晶叠层,氮化镓基垒晶叠层常见有掺杂铝、铟等元素,主要提供200~550nm波段的辐射;或者常见的铝镓铟磷基或铝镓砷基半导体垒晶叠层,主要提供550~950nm波段的辐射。半导体垒晶叠层主要包括第二型半导体层、有源区以及第一型半导体层。第一型半导体层和第二型半导体层可分别通过n型掺杂或P型掺杂以实现至少分别提供电子或空穴的材料层。n型半导体层可以掺杂有诸如Si、Ge、或者Sn的n型掺杂物,P型掺杂半导体层可以掺杂有诸如Mg、Zn、Ca、Sr、或者Ba的P型掺杂物。第二型半导体层、有源区以及第一型半导体层具体可以是铝镓铟氮、氮化镓、铝镓氮、铝铟磷、铝镓铟磷或砷化镓或铝镓砷等材料制作形成。第二型半导体层以及第一型半导体层包括提供电子或空穴的覆盖层,以及可以包括其它层材料如电流扩展层、窗口层或欧姆接触层等,根据掺杂浓度或组分含量不同进行设置为不同的多层。有源区为提供电子和空穴复合提供光辐射的区域,根据发光波长的不同可选择不同的材料,有源区可以是单量子阱或多量子阱的周期性结构。通过调整有源区中半导体材料的组成比,以期望辐射出不同波长的光。It should be noted that the epitaxial stack is a semiconductor barrier stack obtained by MOCVD or other growth methods, and the semiconductor barrier stack is able to provide conventional radiation such as ultraviolet, blue, green, yellow, red, infrared light, etc. The specific semiconductor materials can be 200-950nm materials, such as common nitrides, specifically, such as gallium nitride-based semiconductor barrier stacks, and gallium nitride-based barrier stacks are often doped with aluminum, indium, etc. Elements, mainly provide radiation in the 200-550nm band; or common AlGaInP-based or AlGaAs-based semiconductor barrier stacks, mainly provide radiation in the 550-950nm band. The semiconductor barrier stack mainly includes a second-type semiconductor layer, an active region, and a first-type semiconductor layer. The first-type semiconductor layer and the second-type semiconductor layer can be respectively n-type doped or p-type doped to realize material layers that at least respectively provide electrons or holes. The n-type semiconductor layer may be doped with an n-type dopant such as Si, Ge, or Sn, and the p-type doped semiconductor layer may be doped with a p-type dopant such as Mg, Zn, Ca, Sr, or Ba. The second-type semiconductor layer, the active region, and the first-type semiconductor layer can be made of aluminum gallium indium nitride, gallium nitride, aluminum gallium nitrogen, aluminum indium phosphide, aluminum gallium indium phosphide, or gallium arsenide or aluminum gallium arsenide. form. The second-type semiconductor layer and the first-type semiconductor layer include a covering layer that provides electrons or holes, and may include other layer materials such as a current spreading layer, a window layer or an ohmic contact layer, etc., depending on the doping concentration or component content. Set to different layers. The active region is the region that provides electron and hole recombination to provide light radiation. Different materials can be selected according to different luminescent wavelengths. The active region can be a periodic structure of single quantum well or multiple quantum wells. By adjusting the composition ratio of semiconductor materials in the active region, it is expected to radiate light of different wavelengths.
经由上述的技术方案可知,本发明实施例提供的LED芯片,通过在LED芯片的外延叠层裸露面设有复合钝化层,其中,复合钝化层包括依次堆叠的钝化底层及钝化顶层,且所述钝化底层的折射率小于所述钝化顶层的折射率,所述钝化底层用于接触LED芯片的表面并使其耐受逆向电场,所述钝化顶层作为LED芯片与外界接触的膜层,用于减少孔洞;从而提升抗高逆压性能,并避免水汽的渗入。It can be seen from the above technical solutions that the LED chip provided by the embodiment of the present invention is provided with a composite passivation layer on the exposed surface of the epitaxial stack of the LED chip, wherein the composite passivation layer includes a passivation bottom layer and a passivation top layer stacked in sequence. , and the refractive index of the passivation bottom layer is smaller than the refractive index of the passivation top layer, the passivation bottom layer is used to contact the surface of the LED chip and make it withstand the reverse electric field, and the passivation top layer serves as the connection between the LED chip and the outside world The contact film layer is used to reduce holes; thereby improving the performance of high reverse pressure resistance and avoiding the infiltration of water vapor.
进一步地,在所述钝化底层及钝化顶层之间还设有中间层,且所述中间层的折射率介于所述钝化底层和钝化顶层之间,用于过渡所述钝化底层和钝化顶层之间的相互应力,从而提升了复合钝化膜层的保护效果。Further, an intermediate layer is also provided between the passivation bottom layer and the passivation top layer, and the refractive index of the intermediate layer is between the passivation bottom layer and the passivation top layer, for transitioning the passivation The mutual stress between the bottom layer and the passivation top layer improves the protective effect of the composite passivation film layer.
此外,所述钝化底层的折射率为1.40~1.50,使其处于较低折射率区间,从而折射率降低可以Si-N键结数量降低,提升抗高逆压性能;所述钝化顶层的折射率为1.45~1.55,使其处于较高折射率区间,从而避免复合钝化膜层本身孔洞的增加,避免水汽的进入;同时,所述中间层的折射率为1.42~1.52,很好地实现了钝化底层和钝化顶层的应力过渡,并提升膜层的厚度。In addition, the refractive index of the passivated bottom layer is 1.40-1.50, so that it is in a lower refractive index range, so that the reduction of the refractive index can reduce the number of Si-N bonds, and improve the performance of high reverse pressure resistance; the passivated top layer The refractive index is 1.45-1.55, so that it is in a relatively high refractive index range, thereby avoiding the increase of holes in the composite passivation film layer itself, and avoiding the entry of water vapor; at the same time, the refractive index of the intermediate layer is 1.42-1.52, which is very good The stress transition between the passivation bottom layer and the passivation top layer is realized, and the thickness of the film layer is increased.
实施例3Example 3
如图4所示,本发明实施例提供了一种LED芯片,其为垂直结构的LED芯片,包括:As shown in Figure 4, an embodiment of the present invention provides an LED chip, which is a vertically structured LED chip, including:
导电基板11;
设置于所述导电基板11表面的键合层7、金属反射镜6及外延叠层,所述外延叠层包括沿第一方向依次堆叠的第二型半导体层4、有源区3以及第一型半导体层2,所述第一方向垂直于所述导电基板11,并由所述导电基板11指向所述外延叠层;The
第一电极10,其层叠于所述第一型半导体层2背离所述有源区3的一侧表面;A
第二电极9,其层叠于所述导电基板11的背面;The
复合钝化层8,其覆盖所述外延叠层的裸露面;所述复合钝化层8采用实施例1所述的复合钝化层,且所述钝化底层接触所述LED芯片的外延叠层裸露面,所述钝化顶层作为LED芯片与外界接触的膜层。A
本实施例中的第二电极9以整面的形式形成在基板11背面侧,本实施例的基板为导电性支撑基板,第一电极与第二电极形成在导电基板的两侧,以实现电流垂直流过外延叠层,提供均匀的电流密度。The
第一电极10与第二电极9优选为金属材料制成。第一电极9的焊盘部分以及延伸部分还可以包括实现与半导体外延材料之间形成良好的欧姆接触的金属材料。The
本实施例中,金属反射镜可以是Ag、Ni、Al、Rh、Pd、Ir、Ru、Mg、Zn、Pt、Au以及Hf中的至少一种金属或者合金形成。In this embodiment, the metal reflector may be formed of at least one metal or alloy among Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au and Hf.
需要说明的是,外延叠层为通过MOCVD或其它的生长方式获得的半导体垒晶叠层,该半导体垒晶叠层为能够提供常规的如紫外、蓝、绿、黄、红、红外光等辐射的半导体材料,具体的可以是200~950nm的材料,如常见的氮化物,具体的,如氮化镓基半导体垒晶叠层,氮化镓基垒晶叠层常见有掺杂铝、铟等元素,主要提供200~550nm波段的辐射;或者常见的铝镓铟磷基或铝镓砷基半导体垒晶叠层,主要提供550~950nm波段的辐射。半导体垒晶叠层主要包括第二型半导体层、有源区以及第一型半导体层。第一型半导体层和第二型半导体层可分别通过n型掺杂或P型掺杂以实现至少分别提供电子或空穴的材料层。n型半导体层可以掺杂有诸如Si、Ge、或者Sn的n型掺杂物,P型掺杂半导体层可以掺杂有诸如Mg、Zn、Ca、Sr、或者Ba的P型掺杂物。第二型半导体层、有源区以及第一型半导体层具体可以是铝镓铟氮、氮化镓、铝镓氮、铝铟磷、铝镓铟磷或砷化镓或铝镓砷等材料制作形成。第二型半导体层以及第一型半导体层包括提供电子或空穴的覆盖层,以及可以包括其它层材料如电流扩展层、窗口层或欧姆接触层等,根据掺杂浓度或组分含量不同进行设置为不同的多层。有源区为提供电子和空穴复合提供光辐射的区域,根据发光波长的不同可选择不同的材料,有源区可以是单量子阱或多量子阱的周期性结构。通过调整有源区中半导体材料的组成比,以期望辐射出不同波长的光。It should be noted that the epitaxial stack is a semiconductor barrier stack obtained by MOCVD or other growth methods, and the semiconductor barrier stack is able to provide conventional radiation such as ultraviolet, blue, green, yellow, red, infrared light, etc. The specific semiconductor materials can be 200-950nm materials, such as common nitrides, specifically, such as gallium nitride-based semiconductor barrier stacks, and gallium nitride-based barrier stacks are often doped with aluminum, indium, etc. Elements, mainly provide radiation in the 200-550nm band; or common AlGaInP-based or AlGaAs-based semiconductor barrier stacks, mainly provide radiation in the 550-950nm band. The semiconductor barrier stack mainly includes a second-type semiconductor layer, an active region, and a first-type semiconductor layer. The first-type semiconductor layer and the second-type semiconductor layer can be respectively n-type doped or p-type doped to realize material layers that at least respectively provide electrons or holes. The n-type semiconductor layer may be doped with an n-type dopant such as Si, Ge, or Sn, and the p-type doped semiconductor layer may be doped with a p-type dopant such as Mg, Zn, Ca, Sr, or Ba. The second-type semiconductor layer, the active region, and the first-type semiconductor layer can be made of aluminum gallium indium nitride, gallium nitride, aluminum gallium nitrogen, aluminum indium phosphide, aluminum gallium indium phosphide, or gallium arsenide or aluminum gallium arsenide. form. The second-type semiconductor layer and the first-type semiconductor layer include a covering layer that provides electrons or holes, and may include other layer materials such as a current spreading layer, a window layer or an ohmic contact layer, etc., depending on the doping concentration or component content. Set to different layers. The active area is the area that provides electron and hole recombination to provide light radiation. Different materials can be selected according to the different wavelengths of light emission. The active area can be a periodic structure of single quantum well or multiple quantum wells. By adjusting the composition ratio of semiconductor materials in the active region, it is expected to radiate light of different wavelengths.
需要说明的是,第一电极配置在外延叠层的出光侧上。第一电极主要包括焊盘部分,该焊盘部分主要用于正面电极封装时外部打线。正面电极的焊盘可以根据实际的打线需要设计成不同的形状,具体如圆柱状或方块或其它的多边形。作为一个优选的实施方式,正面电极还可以包括从焊盘延伸的延伸部分,该延伸部分可以以预定的图案形状被形成,并且延伸部分可以具有各种形状,具体的如条状。It should be noted that the first electrode is disposed on the light-emitting side of the epitaxial stack. The first electrode mainly includes a pad part, and the pad part is mainly used for external wire bonding when the front electrode is packaged. The pads of the front electrodes can be designed in different shapes according to the actual wire bonding needs, such as cylindrical or square or other polygonal shapes. As a preferred embodiment, the front electrode may further include an extension part extending from the pad, the extension part may be formed in a predetermined pattern shape, and the extension part may have various shapes, specifically a strip shape.
经由上述的技术方案可知,本发明实施例提供的LED芯片,通过在LED芯片的外延叠层裸露面设有复合钝化层,其中,复合钝化层包括依次堆叠的钝化底层及钝化顶层,且所述钝化底层的折射率小于所述钝化顶层的折射率,所述钝化底层用于接触LED芯片的表面并使其耐受逆向电场,所述钝化顶层作为LED芯片与外界接触的膜层,用于减少孔洞;从而提升抗高逆压性能,并避免水汽的渗入。It can be seen from the above technical solutions that the LED chip provided by the embodiment of the present invention is provided with a composite passivation layer on the exposed surface of the epitaxial stack of the LED chip, wherein the composite passivation layer includes a passivation bottom layer and a passivation top layer stacked in sequence. , and the refractive index of the passivation bottom layer is smaller than the refractive index of the passivation top layer, the passivation bottom layer is used to contact the surface of the LED chip and make it withstand the reverse electric field, and the passivation top layer serves as the connection between the LED chip and the outside world The contact film layer is used to reduce holes; thereby improving the performance of high reverse pressure resistance and avoiding the infiltration of water vapor.
进一步地,在所述钝化底层及钝化顶层之间还设有中间层,且所述中间层的折射率介于所述钝化底层和钝化顶层之间,用于过渡所述钝化底层和钝化顶层之间的相互应力,从而提升了复合钝化膜层的保护效果。Further, an intermediate layer is also provided between the passivation bottom layer and the passivation top layer, and the refractive index of the intermediate layer is between the passivation bottom layer and the passivation top layer, for transitioning the passivation The mutual stress between the bottom layer and the passivation top layer improves the protective effect of the composite passivation film layer.
此外,所述钝化底层的折射率为1.40~1.50,使其处于较低折射率区间,从而折射率降低可以Si-N键结数量降低,提升抗高逆压性能;所述钝化顶层的折射率为1.45~1.55,使其处于较高折射率区间,从而避免复合钝化膜层本身孔洞的增加,避免水汽的进入;同时,所述中间层的折射率为1.42~1.52,很好地实现了钝化底层和钝化顶层的应力过渡,并提升膜层的厚度。In addition, the refractive index of the passivated bottom layer is 1.40-1.50, so that it is in a lower refractive index range, so that the reduction of the refractive index can reduce the number of Si-N bonds, and improve the performance of high reverse pressure resistance; the passivated top layer The refractive index is 1.45-1.55, so that it is in a relatively high refractive index range, thereby avoiding the increase of holes in the composite passivation film layer itself, and avoiding the entry of water vapor; at the same time, the refractive index of the intermediate layer is 1.42-1.52, which is very good The stress transition between the passivation bottom layer and the passivation top layer is realized, and the thickness of the film layer is increased.
本说明书中各个实施例采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似部分互相参见即可。Each embodiment in this specification is described in a progressive manner, each embodiment focuses on the difference from other embodiments, and the same and similar parts of each embodiment can be referred to each other.
还需要说明的是,在本文中,诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来,而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且,术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含,从而使得包括一系列要素的物品或者设备不仅包括那些要素,而且还包括没有明确列出的其他要素,或者是还包括为这种物品或者设备所固有的要素。在没有更多限制的情况下,由语句“包括一个……”限定的要素,并不排除在包括上述要素的物品或者设备中还存在另外的相同要素。It should also be noted that in this article, relational terms such as first and second etc. are only used to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply that these entities or operations Any such actual relationship or order exists between. Moreover, the term "comprises", "comprises" or any other variation thereof is intended to cover a non-exclusive inclusion such that an article or device comprising a set of elements includes not only those elements but also other elements not expressly listed, Or also include elements inherent in the article or device. Without further limitations, an element defined by the phrase "comprising a ..." does not exclude the presence of additional identical elements in an article or device comprising the aforementioned element.
对所公开的实施例的上述说明,使本领域专业技术人员能够实现或使用本申请。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的,本文中所定义的一般原理可以在不脱离本申请的精神或范围的情况下,在其它实施例中实现。因此,本申请将不会被限制于本文所示的这些实施例,而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。The above description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present application. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the application. Therefore, the present application will not be limited to the embodiments shown herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111558381.1A CN114122222B (en) | 2021-12-20 | 2021-12-20 | Composite passivation layer, manufacturing method thereof and LED chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111558381.1A CN114122222B (en) | 2021-12-20 | 2021-12-20 | Composite passivation layer, manufacturing method thereof and LED chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114122222A CN114122222A (en) | 2022-03-01 |
| CN114122222B true CN114122222B (en) | 2023-04-21 |
Family
ID=80365517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111558381.1A Active CN114122222B (en) | 2021-12-20 | 2021-12-20 | Composite passivation layer, manufacturing method thereof and LED chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114122222B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN119342895A (en) * | 2023-07-17 | 2025-01-21 | 合肥京东方瑞晟科技有限公司 | Array substrate and manufacturing method thereof and display device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100999779B1 (en) * | 2010-02-01 | 2010-12-08 | 엘지이노텍 주식회사 | Light emitting device, manufacturing method and light emitting device package |
| CN105914280B (en) * | 2016-05-11 | 2018-10-12 | 湘能华磊光电股份有限公司 | The preparation method and a kind of LED chip of a kind of LED chip protective layer |
| CN108682727B (en) * | 2018-04-28 | 2020-12-08 | 华灿光电(浙江)有限公司 | A light-emitting diode chip and its manufacturing method |
| CN112272870B (en) * | 2020-03-19 | 2024-04-02 | 厦门三安光电有限公司 | Light emitting diode |
| CN113054060B (en) * | 2021-03-18 | 2022-03-18 | 厦门乾照光电股份有限公司 | Preparation method of light-emitting element and light-emitting element |
-
2021
- 2021-12-20 CN CN202111558381.1A patent/CN114122222B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN114122222A (en) | 2022-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5139519B2 (en) | Semiconductor light emitting device and semiconductor light emitting device | |
| JP5191837B2 (en) | Semiconductor light emitting device and semiconductor light emitting device | |
| CN100403560C (en) | Flip Chip Nitride Semiconductor Light Emitting Diodes | |
| CN103125028B (en) | For the manufacture of the method for group iii nitride semiconductor light-emitting device | |
| US20020145147A1 (en) | Light emitting diode and manufacturing method thereof | |
| KR100910964B1 (en) | Ohmic electrode and formation method thereof | |
| TW201314960A (en) | Nitride semiconductor device and method of manufacturing same | |
| TW202044616A (en) | Semiconductor light-emitting element and manufacturing method of semiconductor light-emitting element | |
| JP2000294837A (en) | Gallium nitride based compound semiconductor light emitting device | |
| TW201427105A (en) | Wavelength conversion illuminating device | |
| CN111933770B (en) | A high-reliability UVC LED chip and manufacturing method thereof | |
| CN108475711A (en) | Ultraviolet light emitting element | |
| US6552369B2 (en) | Light emitting diode and fabricating method thereof | |
| CN112768582B (en) | Flip LED chip comprising high-reflection n-GaN ohmic contact and manufacturing method thereof | |
| CN106159043A (en) | Flip LED chips and forming method thereof | |
| TW201637240A (en) | Semiconductor light emitting element and method of manufacturing same | |
| CN114122222B (en) | Composite passivation layer, manufacturing method thereof and LED chip | |
| CN1255880C (en) | Light emitting diode structure and manufacturing method thereof | |
| CN210897328U (en) | LED chip and light-emitting module | |
| JP2010056423A (en) | Electrode for semiconductor light-emitting element, and semiconductor light emitting element | |
| JP4836410B2 (en) | Nitride semiconductor light emitting device and manufacturing method thereof | |
| KR100764450B1 (en) | Flip chip type nitride semiconductor light emitting device | |
| JP5319820B2 (en) | Semiconductor light emitting diode element and semiconductor light emitting device | |
| KR101568809B1 (en) | Semiconductor device for emitting light and method for fabricating the same | |
| CN217740553U (en) | A light-emitting diode chip and its packaging structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |