[go: up one dir, main page]

CN114265334A - Automatic simulation loop impedance matching detection method - Google Patents

Automatic simulation loop impedance matching detection method Download PDF

Info

Publication number
CN114265334A
CN114265334A CN202010972219.3A CN202010972219A CN114265334A CN 114265334 A CN114265334 A CN 114265334A CN 202010972219 A CN202010972219 A CN 202010972219A CN 114265334 A CN114265334 A CN 114265334A
Authority
CN
China
Prior art keywords
impedance
signal
automatic
impedance matching
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010972219.3A
Other languages
Chinese (zh)
Other versions
CN114265334B (en
Inventor
卢瑞昕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Dinstar Co ltd
Original Assignee
Shenzhen Dinstar Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Dinstar Co ltd filed Critical Shenzhen Dinstar Co ltd
Priority to CN202010972219.3A priority Critical patent/CN114265334B/en
Publication of CN114265334A publication Critical patent/CN114265334A/en
Application granted granted Critical
Publication of CN114265334B publication Critical patent/CN114265334B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Interface Circuits In Exchanges (AREA)
  • Telephonic Communication Services (AREA)

Abstract

The invention discloses an automatic analog loop impedance matching detection method, which comprises the following steps: adopting an impedance automatic matching system formed by mutual interaction of a DSP processing system based on a CPU and an SLIC chip to automatically carry out impedance matching between a subscriber loop transmission line and a signal source so as to obtain an optimal matched impedance signal; the best matched impedance value is set into the SLIC to optimize the quality of the signal transmitted to the SPC switch. The invention can reduce the manual testing intensity, reduce the testing time and improve the matching accuracy, thereby improving the communication quality, improving the tone quality level of the communication, reducing the noise and improving the communication quality and the communication success rate of the communication equipment such as a fax machine, a pos machine and the like of the data terminal.

Description

Automatic simulation loop impedance matching detection method
Technical Field
The invention relates to the field of communication, in particular to a method for automatically matching impedance of a telephone line by using reflected signal strength, and specifically relates to a method for automatically detecting impedance matching of an analog loop.
Background
The prior voip simulation gateway adopts a special interface chip to realize the BORSCHT function of a simulation user loop, namely, an slic interface chip of a simulation telephone is utilized; in practical engineering application, due to reasons such as a path through which a line passes, a material of the line, a thickness of the line, a length of the line, and a subscriber loop impedance of a local side switch to which the line is connected, impedance configured by a gateway is unmatched, so that voice quality is poor, noise is generated, a fax effect is poor, and modem communication is wrong.
For the condition slic, a register is used for impedance matching, so that the communication effect is improved, but because the characteristics of various lines are inconsistent, even in the same country and the same city, the impedance of the same project is not matched due to the characteristics of the lines, so that the communication effect is reduced.
In the past, parameters of a matching register are generally configured manually and tested continuously to achieve a relatively good effect, so that the processing is time-consuming and labor-consuming, and the final result is not necessarily the best; the invention is optimized aiming at the situation, and achieves better impedance matching through automatic impedance detection, thereby improving the use effect of users.
Disclosure of Invention
The invention aims to provide an automatic simulation loop impedance matching detection method, which aims to solve the problem that the time and labor are wasted when the parameters of a matching register are configured manually in the background technology.
In order to achieve the purpose, the invention provides the following technical scheme:
an automatic analog loop impedance matching detection method, the automatic impedance matching method includes the following steps:
adopting an impedance automatic matching system formed by mutual interaction of a DSP processing system based on a CPU and an SLIC chip to automatically carry out impedance matching between a subscriber loop transmission line and a signal source so as to obtain an optimal matched impedance signal, wherein the DSP processing system based on the CPU comprises the CPU and the DSP which are mutually and interactively connected;
the best matched impedance value is set to the telephone interface chip of the device and the SPC exchange will receive the best signal and improve the communication quality.
Further, the impedance matching system judges the impedance matching degree in an echo detection mode, and the impedance matching method of the impedance matching system is as follows:
s1, the CPU sends an instruction to set an impedance signal value;
s2, sending DTMF signal to the user loop by DSP, and transmitting to SLIC chip by PCM data bus; judging whether the DTMF signal exists according to the output signal, if so, executing step S3, otherwise, executing step S1;
s3, the DSP processor detects the reflected DTMF signal on the PCM data bus, and when the DSP detects the reflected echo, the signal matching is carried out;
s4, detecting the amplitude of the signal after the signal is matched, and recording the amplitude of the impedance and the reflected signal by measuring the amplitude of the echo to finish one-time test;
s5, continuously reducing the impedance on the SLIC chip by using the CPU to send instructions, carrying out similar tests, repeating the steps S1-S4, carrying out DTMF signal detection, measuring the echo amplitude, and acquiring more than two groups of impedance and reflected DTMF signal data; if the detection count is completed, executing step S6, and if the count is not completed, executing step S1;
and S6, obtaining a lowest echo amplitude in a plurality of groups of test data, automatically searching the impedance with the lowest echo amplitude as the best matched impedance signal value by the CPU-based DSP processing system and the SLIC chip, and setting the best impedance signal value to finish the test and finish the automatic impedance matching work.
Furthermore, the CPU is connected to the SLIC chip through a local data bus, and the local data bus is used for transmitting a CPU control signal.
Further, the PCM data bus is a digital voice path to the CPU for transmitting voice data signals.
Furthermore, the SLIC chip adopts a chip science and technology brand SI3215 type chip, is used for providing an analog subscriber loop interface to realize the fusion of the communication device gateway and the impedance data network, and comprises a control interface, a PCM interface, a tone generator, an analog-digital and digital-analog conversion circuit, a hybrid circuit, two lines of TIP and RING, and a discrete line driving circuit formed by discrete components.
Further, the DTMF signal transmitted to the SLIC chip is decoded by the SLIC chip and then transmitted to the TIP and RING lines.
Further, a dual-port RAM is arranged between the CPU and the DSP, and the dual-port RAM is used to implement data conversion between the CPU and the DSP, where the data conversion includes voice data conversion and control data conversion.
The invention has the beneficial effects that:
the automatic simulation loop impedance matching detection method provided by the invention is used for carrying out automatic user loop impedance detection, achieving better impedance matching, reducing noise, artificial test intensity and test time, improving matching accuracy, further improving communication quality and conversation tone quality level, improving user using effect, and improving communication quality and communication success rate of communication equipment such as a fax machine and a pos machine of a data terminal.
Drawings
FIG. 1 is a schematic diagram of an automatic impedance matching application of the present invention;
FIG. 2 is a flow chart of the automatic impedance matching of the present invention;
fig. 3 is a functional block diagram of a subscriber loop interface circuit of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and are only used for explaining the present invention, and not all the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1-3, the present invention provides a technical solution: an automatic simulation loop impedance matching detection method comprises the following steps:
adopting an impedance automatic matching system formed by mutual interaction of a DSP processing system based on a CPU and an SLIC chip to automatically carry out impedance matching between a subscriber loop transmission line and a signal source so as to obtain an optimal matched impedance signal, wherein the DSP processing system based on the CPU comprises the CPU and the DSP which are mutually and interactively connected;
the best matched impedance value is set to the telephone interface chip of the device and the SPC exchange will receive the best signal and improve the communication quality.
Specifically, the impedance automatic matching system judges the impedance matching degree in an echo detection mode, wherein the higher the echo amplitude of the echo detection mode is, the lower the impedance matching degree is, and conversely, the higher the impedance matching degree is, the lower the echo amplitude is.
The impedance matching method of the impedance automatic matching system comprises the following steps:
s1, sending an instruction to set an impedance signal value through the CPU;
s2, sending DTMF signal to the user loop by DSP, and transmitting to SLIC chip by PCM data bus; judging whether the DTMF signal exists according to the output signal, if so, executing step S3, otherwise, executing step S1;
s3, the DSP processor detects the reflected DTMF signal on the PCM data bus, and when the DSP detects the reflected echo, the signal matching is carried out; DTMF signals transmitted to the SLIC chip are decoded by the SLIC chip and then transmitted to TIP and RING lines;
s4, detecting the amplitude of the signal after the signal is matched, and recording the amplitude of the impedance and the reflected signal by measuring the amplitude of the echo to finish one-time test;
s5, continuously reducing the impedance on the SLIC chip by using the CPU to send instructions, carrying out similar tests, repeating the steps S1-S4, carrying out DTMF signal detection, measuring the echo amplitude, and acquiring more than two groups of impedance and reflected DTMF signal data; if the detection count is completed, executing step S6, and if the count is not completed, executing step S1;
and S6, obtaining a lowest echo amplitude in a plurality of groups of test data, automatically searching the impedance with the lowest echo amplitude as the best matched impedance signal value by the CPU-based DSP processing system and the SLIC chip, and setting the best impedance signal value to finish the test and finish the automatic impedance matching work.
It should be noted that the DSP processing system based on the CPU provided in this embodiment is a control system that integrates the CPU and the DSP, so as to greatly increase the sending speed of the instruction, facilitate the impedance matching system to perform automatic control, and implement automatic impedance matching.
Specifically, the CPU is connected to the SLIC chip through a local data bus, and the local data bus is used for transmitting a CPU control signal; the PCM data bus is a digital voice channel to the CPU and is used for transmitting voice data signals; the dual-port RAM is arranged between the CPU and the DSP and used for realizing data conversion between the CPU and the DSP, and the data conversion comprises voice data conversion and control data conversion.
It should be noted that the DSP provided in this embodiment adopts a 32-bit digital signal processor of ADSP21020 type or TMS320C3X type; the CPU adopts a 32-bit processor based on an MIPS4kc-RISC core and is used for buffering instructions and data to complete the control of an impedance automatic matching system, and the CPU has the support of 4K-byte I-cache, 4K-byte D-cache and MMU.
Specifically, the SLIC chip adopts a chip science and technology brand SI3215 type chip, the SLIC chip is used for providing an analog subscriber loop interface to realize the fusion of a communication device gateway and an impedance data network, and the SLIC chip comprises a control interface, a PCM interface, a tone generator, an analog-digital and digital-analog conversion circuit, a hybrid circuit, two lines of TIP and RING, and a discrete line driving circuit composed of discrete components; wherein, the SLIC chip includes but is not limited to the chip science and technology brand SI3215 type chip, other brands such as Nissan chemistry, Cree company, crystal electricity, optical epitaxy, Spanish, Sanan brand series and SLIC chips of various types are also suitable for the impedance matching method of the invention; the structure and principle of the SLIC chip are well known in the market, and the control interface, the PCM interface, the tone generator, the analog-to-digital and digital-to-analog conversion circuit, the hybrid circuit, the TIP and RING two lines, and the discrete line driving circuit formed by discrete components are conventional circuit technologies in the conventional SLIC chip, and therefore are not described herein again.
It should be noted that the DSP provided in this embodiment is an english abbreviation of a digital signal processor, and is a fast and powerful microprocessor, the DSP can perform fast mathematical operations on a digital signal stream, and calculate impedance signal values matched between a subscriber loop transmission line and a signal source through a mathematical operation matching control algorithm, the mathematical operations are impedance matching control algorithms, the mathematical operations include simple addition and subtraction and multiplication to complex filtering and signal analysis functions, such as fast fourier transform and discrete cosine transform, and the DSP is embedded in an impedance automatic matching system.
The DSP works by receiving analog signals to convert them into digital signals of 0 or 1, modifying, deleting, and enhancing the digital signals, and interpreting the digital data back to analog data or actual environment format in the SLIC system chip.
Wherein, DTMF is the abbreviation of dual-tone multifrequency English; SLIC is English abbreviation of subscriber loop interface circuit, SLIC chip is analog telephone line interface circuit chip; the CPU is an acronym of the central processing unit, and mainly comprises an arithmetic unit, a controller, a register set, an internal bus and the like.
In summary, in the impedance matching detection method provided in this embodiment, the reflected echo is detected by the DTMF signal sent by the DSP, a lowest amplitude is obtained in multiple sets of test data by measuring the amplitude of the echo, and the impedance is defined as a finally matched impedance, and is transmitted to the SLIC chip through the PCM data bus, and the signal is sent to the TIP and RING two lines through decoding of the SLIC chip, at this time, the DSP monitors the reflected DTMF signal on the PCM data bus, and if the signals are matched, detects the amplitude thereof; by continuously setting the impedance on the SLIC chip and carrying out similar tests, a group of impedance and data of the reflected DTMF signals are finally obtained, and the impedance with the lowest reflected signal amplitude is selected as the optimal matching impedance.
The automatic simulation loop impedance matching detection method provided by the invention is used for carrying out automatic user loop impedance matching, reducing the manual testing intensity, reducing the testing time and improving the matching accuracy, and the communication tone quality of the gateway is greatly improved after impedance matching, the noise is reduced, and the fax/pos reliability is improved.
Although embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that changes, modifications, substitutions and alterations can be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.

Claims (7)

1.一种自动模拟环路阻抗匹配探测方法,其特征在于,所述自动阻抗匹配方法包括如下步骤:1. an automatic analog loop impedance matching detection method, is characterized in that, described automatic impedance matching method comprises the steps: 采用基于CPU的DSP处理系统与SLIC芯片相互交互构成的阻抗自动匹配系统,自动进行用户环路传输线和信号源的之间的阻抗匹配,以得到最佳的匹配阻抗信号,所述基于CPU的DSP处理系统包括相互交互连接的CPU和DSP;The impedance automatic matching system formed by the interaction between the CPU-based DSP processing system and the SLIC chip is used to automatically perform impedance matching between the user loop transmission line and the signal source to obtain the best matched impedance signal. The CPU-based DSP The processing system includes a CPU and a DSP that are interconnected and connected to each other; 将测试信号传送至传统模拟传输线路,由于在阻抗不匹配的时候,传输系统会反射信号,通过对反射信号的检查,来自动匹配和传输线路以及程控交换机组成的传输系统的最佳阻抗值。Send the test signal to the traditional analog transmission line, because when the impedance does not match, the transmission system will reflect the signal. By checking the reflected signal, it can automatically match the transmission line and the transmission system composed of the program-controlled switch. The optimal impedance value of the system. 2.根据权利要求1所述的自动模拟环路阻抗匹配探测方法,其特征在于:所述阻抗自动匹配系统以回波探测的方式判断阻抗匹配程度,阻抗自动匹配系统的阻抗匹配方法如下:2. automatic analog loop impedance matching detection method according to claim 1, is characterized in that: described impedance automatic matching system judges the impedance matching degree by the mode of echo detection, and the impedance matching method of impedance automatic matching system is as follows: S1、CPU发送指令以设置阻抗信号值;S1. The CPU sends an instruction to set the impedance signal value; S2、采用DSP向用户环路发出DTMF信号,利用PCM数据总线传输到SLIC芯片上;根据输出的信号判断DTMF信号是否存在,若是,则执行步骤S3,若否,执行步骤S1;S2, adopt DSP to send DTMF signal to user loop, utilize PCM data bus to transmit on SLIC chip; Judge whether DTMF signal exists according to the output signal, if yes, then execute step S3, if not, execute step S1; S3、DSP处理器在PCM数据总线上检测反射的DTMF信号,当DSP检测到反射的回波时进行信号匹配;S3. The DSP processor detects the reflected DTMF signal on the PCM data bus, and performs signal matching when the DSP detects the reflected echo; S4、当信号匹配后检测其幅度,通过对回波幅度的测量,记录阻抗和反射的信号幅度,完成一次测试;S4. When the signal is matched, its amplitude is detected, and the impedance and reflected signal amplitude are recorded by measuring the echo amplitude to complete a test; S5、利用CPU发送指令来不断调整SLIC芯片上的阻抗,并进行类似的测试,重复步骤S1-S4,进行DTMF信号探测,对回波幅度的测量,获取两组以上的阻抗和反射DTMF信号数据;检测计数若完成,则执行步骤S6,计数未完成,则执行步骤S1;S5. Use the CPU to send instructions to continuously adjust the impedance on the SLIC chip, and perform similar tests, repeat steps S1-S4, perform DTMF signal detection, measure the echo amplitude, and obtain more than two groups of impedance and reflected DTMF signal data ; If the detection count is completed, then step S6 is performed, and if the count is not completed, then step S1 is performed; S6、在多组测试数据中得到一个最低回波幅度,基于CPU的DSP处理系统与SLIC芯片配合自动寻找回波幅度最低的阻抗作为最佳匹配的阻抗信号值,设置最佳的阻抗信号值,以此来结束测试,完成阻抗自动匹配工作。S6. Obtain a minimum echo amplitude in multiple sets of test data. The CPU-based DSP processing system cooperates with the SLIC chip to automatically find the impedance with the lowest echo amplitude as the best matched impedance signal value, and set the best impedance signal value. This ends the test and completes the automatic impedance matching work. 3.根据权利要求1或2所述的自动模拟环路阻抗匹配探测方法,其特征在于:利用检测设备和传输系统之间的反射信号的强度,来进行SLIC的阻抗的自动匹配。3. The automatic analog loop impedance matching detection method according to claim 1 or 2, characterized in that : using the intensity of the reflected signal between the detection device and the transmission system to automatically match the impedance of the SLIC. 4.根据权利要求2所述的自动模拟环路阻抗匹配探测方法,其特征在于:所述PCM数据总线是到CPU的数字语音通路,用于传输语音数据信号。4 . The automatic analog loop impedance matching detection method according to claim 2 , wherein the PCM data bus is a digital voice path to the CPU for transmitting voice data signals. 5 . 5.根据权利要求1所述的自动模拟环路阻抗匹配探测方法,其特征在于:所述SLIC芯片采用芯科科技牌SI3215型芯片,该SLIC芯片用于提供模拟用户环路接口以实现通信设备网关和阻抗数据网络的融合,且SLIC芯片包括控制接口、PCM接口、音调发生器、模数与数模转换电路、混合电路、TIP与RING两线、以及由分立元件构成的分立式线路驱动电路。5. automatic analog loop impedance matching detection method according to claim 1, is characterized in that: described SLIC chip adopts core science and technology brand SI3215 type chip, and this SLIC chip is used to provide analog user loop interface to realize communication equipment The fusion of gateway and impedance data network, and SLIC chip includes control interface, PCM interface, tone generator, analog-to-digital and digital-to-analog conversion circuit, hybrid circuit, TIP and RING two lines, and discrete line driver composed of discrete components circuit. 6.根据权利要求2所述的自动模拟环路阻抗匹配探测方法,其特征在于:所述传输到SLIC芯片上的DTMF信号,经过SLIC芯片解码后将信号传送到TIP与RING两线上。6 . The automatic analog loop impedance matching detection method according to claim 2 , wherein the DTMF signal transmitted to the SLIC chip is decoded by the SLIC chip and transmitted to the TIP and RING lines. 7 . 7.根据权利要求1所述的自动模拟环路阻抗匹配探测方法,其特征在于:所述CPU与DSP之间设置有双端口RAM,该双端口RAM用于实现CPU和DSP之间的数据转换,其数据转换包括语音数据转换和控制数据转换。7. The automatic analog loop impedance matching detection method according to claim 1, wherein a dual-port RAM is provided between the CPU and the DSP, and the dual-port RAM is used to realize data conversion between the CPU and the DSP , and its data conversion includes voice data conversion and control data conversion.
CN202010972219.3A 2020-09-16 2020-09-16 Automatic analog loop impedance matching detection method Active CN114265334B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010972219.3A CN114265334B (en) 2020-09-16 2020-09-16 Automatic analog loop impedance matching detection method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010972219.3A CN114265334B (en) 2020-09-16 2020-09-16 Automatic analog loop impedance matching detection method

Publications (2)

Publication Number Publication Date
CN114265334A true CN114265334A (en) 2022-04-01
CN114265334B CN114265334B (en) 2024-04-09

Family

ID=80824221

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010972219.3A Active CN114265334B (en) 2020-09-16 2020-09-16 Automatic analog loop impedance matching detection method

Country Status (1)

Country Link
CN (1) CN114265334B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10163889A (en) * 1996-12-03 1998-06-19 Kokusai Electric Co Ltd Automatic impedance matching method
WO2000079693A1 (en) * 1999-06-18 2000-12-28 2Wire, Inc. Active hybrid with dynamic impedance matching against different loop conditions and related method
US6377681B1 (en) * 1998-04-01 2002-04-23 National Semiconductor Corporation Signal line driving circuit with self-controlled power dissipation
CN1389853A (en) * 2001-06-01 2003-01-08 华为技术有限公司 Phonetic codec chip capable of realizing impedance matching and mixed balance
CN1575559A (en) * 2001-10-24 2005-02-02 卡提纳网络公司 Method and apparatus for transient suppression in an integrated pots/dsl line card
US20050195121A1 (en) * 2004-03-05 2005-09-08 Curitel Communications, Inc. Impedance matching apparatus in a mobile communication terminal
CN1694422A (en) * 2005-05-11 2005-11-09 港湾网络有限公司 Method for Testing Network Transmission Lines Using Time Domain Signals
WO2006022132A1 (en) * 2004-08-23 2006-03-02 Nec Corporation High-frequency circuit, and communication device using the same
CN101202566A (en) * 2006-11-17 2008-06-18 深圳市业通达实业有限公司 Transmit-receive common frequency power line carrier system
CN103151853A (en) * 2013-04-03 2013-06-12 天津工业大学 Wireless power transmission impedance automatic matching device
CN106488071A (en) * 2015-08-26 2017-03-08 日本冲信息株式会社 Communication equipment

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10163889A (en) * 1996-12-03 1998-06-19 Kokusai Electric Co Ltd Automatic impedance matching method
US6377681B1 (en) * 1998-04-01 2002-04-23 National Semiconductor Corporation Signal line driving circuit with self-controlled power dissipation
WO2000079693A1 (en) * 1999-06-18 2000-12-28 2Wire, Inc. Active hybrid with dynamic impedance matching against different loop conditions and related method
CN1389853A (en) * 2001-06-01 2003-01-08 华为技术有限公司 Phonetic codec chip capable of realizing impedance matching and mixed balance
CN1575559A (en) * 2001-10-24 2005-02-02 卡提纳网络公司 Method and apparatus for transient suppression in an integrated pots/dsl line card
US20050195121A1 (en) * 2004-03-05 2005-09-08 Curitel Communications, Inc. Impedance matching apparatus in a mobile communication terminal
WO2006022132A1 (en) * 2004-08-23 2006-03-02 Nec Corporation High-frequency circuit, and communication device using the same
CN1694422A (en) * 2005-05-11 2005-11-09 港湾网络有限公司 Method for Testing Network Transmission Lines Using Time Domain Signals
CN101202566A (en) * 2006-11-17 2008-06-18 深圳市业通达实业有限公司 Transmit-receive common frequency power line carrier system
CN103151853A (en) * 2013-04-03 2013-06-12 天津工业大学 Wireless power transmission impedance automatic matching device
CN106488071A (en) * 2015-08-26 2017-03-08 日本冲信息株式会社 Communication equipment

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
周胡净等: "基于Si32261的FXS接口设计与应用", 微处理机, no. 03, 15 June 2017 (2017-06-15), pages 79 - 82 *
张海华;: "回波损耗测量法在高频通道故障处理中的应用", 电力信息与通信技术, vol. 11, no. 10, 15 October 2013 (2013-10-15), pages 34 - 38 *

Also Published As

Publication number Publication date
CN114265334B (en) 2024-04-09

Similar Documents

Publication Publication Date Title
CN1204760C (en) Method and apparatus for early detection of DTMF signals in voice transmission over IP network
CN1089513C (en) TX preemphasis filter and TX power control based high speed two-wire modem
US6477492B1 (en) System for automated testing of perceptual distortion of prompts from voice response systems
CN1244240C (en) Tone detection for integrated telecommunications processing
CN101617363B (en) double-talk detector
JPH0686338A (en) Method for detection of control signal
CN1084977C (en) Echo canceller and the learning method it uses
GB2424792A (en) Bi-directional continuous voice and video quality testing system with TTMF tones
CN107613147B (en) Intelligent switching device, testing system and testing method for private telephone line
WO2009111957A1 (en) A method and corresponding device for detecting line status, and a predictive outbound dialing system
CN114265334A (en) Automatic simulation loop impedance matching detection method
US20020176542A1 (en) Method and apparatus for performing either tone analysis on a local looped-back communications path or utilizing a hybrid reflection based looped-back test to test integrity
CN100477693C (en) A ring-back tone detection device and method
CN100463383C (en) Method and apparatus for detecting phase reversal of digital signal tone
JP3303524B2 (en) Echo canceller learning method
CN1867011B (en) Method and device for transparent transmission of dual-tone multi-frequency signal in the case of pre-echo canceller
WO2006050655A1 (en) A voice quality testing method and testing apparatus of ip telephone
JP3304609B2 (en) Echo canceller learning method
KR20000001738A (en) Apparatus and method for connecting 1:1 data communication in audio communication
KR0164145B1 (en) Vocoder bypass function test device
JP2001177643A (en) Information notification service test method and device
KR100414221B1 (en) Method for testing function of pco interface in n-wll phone
TWI231470B (en) Automatic learning method for voice parameter
KR100307701B1 (en) Vice synchronization method for objective voice quality estimation
CN101626416A (en) Simplified echo eliminating device and method for digital answering machine

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant