[go: up one dir, main page]

CN115360987A - class-D amplifier with nonlinear compensation function - Google Patents

class-D amplifier with nonlinear compensation function Download PDF

Info

Publication number
CN115360987A
CN115360987A CN202210830480.9A CN202210830480A CN115360987A CN 115360987 A CN115360987 A CN 115360987A CN 202210830480 A CN202210830480 A CN 202210830480A CN 115360987 A CN115360987 A CN 115360987A
Authority
CN
China
Prior art keywords
compensation
circuit
output
modulator
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210830480.9A
Other languages
Chinese (zh)
Inventor
张波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hefei New Line Communication Technology Co ltd
Original Assignee
Hefei New Line Communication Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hefei New Line Communication Technology Co ltd filed Critical Hefei New Line Communication Technology Co ltd
Priority to CN202210830480.9A priority Critical patent/CN115360987A/en
Publication of CN115360987A publication Critical patent/CN115360987A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3205Modifications of amplifiers to reduce non-linear distortion in field-effect transistor amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • H03F3/2171Class D power amplifiers; Switching amplifiers with field-effect devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Amplifiers (AREA)

Abstract

The invention discloses a D-class amplifier with nonlinear compensation function, which is characterized in that a compensation circuit is arranged in a feedback path to simulate the nonlinear distortion characteristic of a final-stage MOS tube, and further, the compensation is output to the input end of a modulator through table lookup, so that the nonlinear characteristic is compensated, the distortion of the output waveform of the amplifier is avoided, and the available SNR dynamic range of the output waveform is reduced.

Description

一种具有非线性补偿功能的D类放大器A Class D Amplifier with Nonlinear Compensation Function

技术领域technical field

本发明涉及一种具有非线性补偿功能的D类放大器,属于D类放大器领域。The invention relates to a class D amplifier with nonlinear compensation function, belonging to the field of class D amplifiers.

背景技术Background technique

如图1为包括SIGMA-DELTA调制器(后续简称“调制器”)的D类放大器,其功率末级选用PMOS和NMOS做为末级的放大器,在某些情况下,末级的MOS具有非理想的开关特性。非理想的特性包括线性失真和非线性失真,其中的非线性失真特性导致输出波形畸变,降低了输出波形的可用SNR动态范围。Figure 1 shows a Class D amplifier including a SIGMA-DELTA modulator (hereinafter referred to as "modulator"). The final power stage uses PMOS and NMOS as the final amplifier. In some cases, the final MOS has a very ideal switching characteristics. Non-ideal characteristics include linear distortion and nonlinear distortion, wherein the nonlinear distortion characteristic distorts the output waveform, reducing the available SNR dynamic range of the output waveform.

发明内容Contents of the invention

本发明提供了种具有非线性补偿功能的D类放大器,解决了背景技术中披露的问题。The invention provides a class D amplifier with nonlinear compensation function, which solves the problems disclosed in the background technology.

为了解决上述技术问题,本发明所采用的技术方案是:In order to solve the problems of the technologies described above, the technical solution adopted in the present invention is:

一种具有非线性补偿功能的D类放大器,包括依次串联的SIGMA-DELTA调制器、末级MOS管和滤波器,SIGMA-DELTA调制器的反馈通路中设置有补偿电路;A class D amplifier with a nonlinear compensation function, comprising a SIGMA-DELTA modulator, a final MOS transistor and a filter connected in series in sequence, and a compensation circuit is arranged in the feedback path of the SIGMA-DELTA modulator;

补偿电路的输入端连接调制器的输出端,补偿电路的输出端连接调制器的输入端;补偿电路中预存有补偿表,补偿表中预存有根据末级MOS管的输入输出特性建立的非线性失真补偿数据;补偿电路根据调制器的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿数据。The input end of the compensation circuit is connected to the output end of the modulator, and the output end of the compensation circuit is connected to the input end of the modulator; a compensation table is pre-stored in the compensation circuit, and the nonlinearity established according to the input and output characteristics of the final MOS tube is pre-stored in the compensation table. Distortion compensation data; the compensation circuit looks up the compensation table according to the output of the modulator, simulates the nonlinear distortion of the final MOS transistor, and outputs the corresponding nonlinear distortion compensation data.

补偿电路包括单位延时电路串和查表电路,查表电路的输入端连接调制器的输出端,查表电路的输出端连接调制器的输入端,单位延时电路串的第一个单位延时电路输入端连接调制器的输出端,各单位延时电路的输出端还连接查表电路的输入端。The compensation circuit includes a unit delay circuit string and a look-up circuit, the input end of the look-up circuit is connected to the output end of the modulator, the output end of the look-up circuit is connected to the input end of the modulator, and the first unit delay of the unit delay circuit string The input end of the time circuit is connected with the output end of the modulator, and the output end of each unit delay circuit is also connected with the input end of the table look-up circuit.

单位延时电路串中单位延时电路的级数与末级MOS管的记忆特性和时延、所述D类放大器的性能要求匹配。The number of stages of the unit delay circuit in the unit delay circuit string matches the memory characteristic and time delay of the final stage MOS transistor and the performance requirements of the class D amplifier.

补偿表预存在查表电路中,查表电路根据调制器的输出、各单位延时电路的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿数据。The compensation table is pre-stored in the look-up circuit, and the look-up circuit looks up the compensation table according to the output of the modulator and the output of each unit delay circuit, simulates the nonlinear distortion of the final MOS transistor, and outputs the corresponding nonlinear distortion compensation data.

补偿表中预存有根据末级MOS管的输入输出特性中的非线性失真建立的非线性失真补偿数据,查表电路根据调制器的输出、各单位延时电路的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿数据。The compensation table pre-stores the nonlinear distortion compensation data established according to the nonlinear distortion in the input and output characteristics of the final MOS tube. The look-up circuit looks up the compensation table according to the output of the modulator and the output of each unit delay circuit, and simulates the final Non-linear distortion of the stage MOS tube, and output corresponding non-linear distortion compensation data.

查表电路为不带有锁存输入输出功能的记忆体。The look-up table circuit is a memory without latch input and output functions.

本发明所达到的有益效果:本发明在反馈通路中设置补偿电路,模拟末级MOS管的非线性失真特性,通过查表向调制器的输入端输出补偿,使得非线性特性得到了补偿,避免了放大器输出波形畸变、降低输出波形的可用SNR动态范围。The beneficial effects achieved by the present invention: the present invention sets a compensation circuit in the feedback path, simulates the nonlinear distortion characteristics of the final MOS tube, and outputs compensation to the input terminal of the modulator through a look-up table, so that the nonlinear characteristics are compensated, avoiding This reduces the available SNR dynamic range of the output waveform, which distorts the output waveform of the amplifier.

附图说明Description of drawings

图1为传统D类放大器的结构框图;Figure 1 is a structural block diagram of a traditional class D amplifier;

图2为本发明D类放大器的结构框图;Fig. 2 is the structural block diagram of class D amplifier of the present invention;

图3为补偿电路的结构框图;Fig. 3 is the structural block diagram of compensation circuit;

图4为本发明D类放大器的原理图;Fig. 4 is the schematic diagram of class D amplifier of the present invention;

图5(a)为上升畸变度为0的上升沿(理想上升沿);Figure 5(a) is a rising edge with a rising distortion of 0 (ideal rising edge);

图5(b)为上升畸变度为0.125的上升沿;Figure 5(b) shows the rising edge with a rising distortion of 0.125;

图5(c)为上升畸变度为0.25的上升沿;Figure 5(c) is the rising edge with a rising distortion of 0.25;

图6(a)为下降畸变度为0的下降沿(理想下降沿);Figure 6(a) is the falling edge (ideal falling edge) with a falling distortion of 0;

图6(b)为下降畸变度为0.125的下降沿;Figure 6(b) is the falling edge with a falling distortion of 0.125;

图6(c)为下降畸变度为0.25的下降沿;Figure 6(c) is the falling edge with a falling distortion of 0.25;

图7为一个简化的MOS管输出及补偿电路的输出Figure 7 is a simplified MOS tube output and output of the compensation circuit

图8为采用理想MOS管的放大器系统仿真输出频谱;Figure 8 is the simulated output spectrum of the amplifier system using an ideal MOS tube;

图9为采用非理想MOS管的放大器,没有补偿的仿真输出频谱;Figure 9 shows the simulated output spectrum without compensation for an amplifier using a non-ideal MOS transistor;

图10为采用非理想MOS管的放大器,进行补偿后的仿真输出频谱。Figure 10 shows the simulated output spectrum after compensation for an amplifier using a non-ideal MOS tube.

具体实施方式Detailed ways

下面结合附图对本发明作进一步描述。以下实施例仅用于更加清楚地说明本发明的技术方案,而不能以此来限制本发明的保护范围。The present invention will be further described below in conjunction with the accompanying drawings. The following examples are only used to illustrate the technical solution of the present invention more clearly, but not to limit the protection scope of the present invention.

如图2所示,一种具有非线性补偿功能的D类放大器,包括依次串联的SIGMA-DELTA调制器(图中SIGMA-DELTA调制器反馈通路的DAC是选项,取决于放大器是模拟量输入还是数字量输入,若是数字量输入,则没有DAC,是直通反馈,若是模拟量输入,则反馈通路有DAC)、末级MOS管和滤波器,SIGMA-DELTA调制器的反馈通路中设置有补偿电路。As shown in Figure 2, a class-D amplifier with nonlinear compensation function includes SIGMA-DELTA modulators in series (the DAC in the feedback path of the SIGMA-DELTA modulator in the figure is an option, depending on whether the amplifier is an analog input or Digital input, if it is a digital input, there is no DAC, it is a direct feedback, if it is an analog input, the feedback path has a DAC), the final MOS tube and a filter, and a compensation circuit is set in the feedback path of the SIGMA-DELTA modulator .

补偿电路的输入端连接调制器的输出端,补偿电路的输出端连接调制器的输入端;补偿电路中预存有补偿表,补偿表中预存有根据末级MOS管的输入输出特性建立的非线性失真的补偿数据;补偿电路根据调制器的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿数据。The input end of the compensation circuit is connected to the output end of the modulator, and the output end of the compensation circuit is connected to the input end of the modulator; a compensation table is pre-stored in the compensation circuit, and the nonlinearity established according to the input and output characteristics of the final MOS tube is pre-stored in the compensation table. Distorted compensation data; the compensation circuit looks up the compensation table according to the output of the modulator, simulates the nonlinear distortion of the final MOS transistor, and outputs the corresponding nonlinear distortion compensation data.

如图3所示,补偿电路包括单位延时电路串和查表电路。As shown in Figure 3, the compensation circuit includes a unit delay circuit string and a look-up table circuit.

单位延时电路串中单位延时电路的级数与末级MOS管的记忆特性和时延、所述D类放大器的性能要求匹配,单位延时电路串的第一个单位延时电路输入端连接调制器的输出端,各单位延时电路的输出端还连接查表电路的输入端。The number of stages of the unit delay circuit in the unit delay circuit string matches the memory characteristics and time delay of the final stage MOS transistor and the performance requirements of the class D amplifier, and the first unit delay circuit input terminal of the unit delay circuit string The output end of the modulator is connected, and the output end of each unit delay circuit is also connected with the input end of the look-up table circuit.

查表电路通常是一个不带有锁存输入输出功能的记忆体,查表电路的输入端连接调制器的输出端,查表电路的输出端连接调制器的输入端,查表电路中预存补偿表,查表电路根据调制器的输出、各单位延时电路的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿。The look-up circuit is usually a memory without latch input and output functions. The input of the look-up circuit is connected to the output of the modulator, the output of the look-up circuit is connected to the input of the modulator, and the compensation is prestored in the look-up circuit. The table and the look-up circuit look up the compensation table according to the output of the modulator and the output of each unit delay circuit, simulate the nonlinear distortion of the final stage MOS tube, and output the corresponding nonlinear distortion compensation.

由于反馈通路中的补偿电路仅需补偿非线性失真,因此无需存储完整的MOS管输入输出特性,仅需存储末级MOS管输入输出特性中的非线性部分,即补偿表中预存根据末级MOS管输入输出特性中的非线性失真建立的非线性失真补偿数据。查表电路根据调制器的输出、各单位延时电路的输出,查找补偿表,模拟末级MOS管的非线性失真,输出相应的非线性失真补偿数据。Since the compensation circuit in the feedback path only needs to compensate for nonlinear distortion, there is no need to store the complete input and output characteristics of the MOS transistor, only the nonlinear part of the input and output characteristics of the final MOS transistor needs to be stored. Nonlinear distortion compensation data established for nonlinear distortion in the tube input-output characteristics. The table look-up circuit looks up the compensation table according to the output of the modulator and the output of each unit delay circuit, simulates the nonlinear distortion of the final MOS tube, and outputs the corresponding nonlinear distortion compensation data.

从图3中可以看出,信号进入补偿电路后分成两路,一路直接驱动查表电路,另一路依此通过单位延时电路,单位延时电路的输出驱动查表电路,查表电路输出用于补偿带记忆效应的非线性MOS管,补偿电路的输出数据的位数(设计中取多少比特的精度),取决于D类放大器的目标性能要求(达到多少SNR的性能)。It can be seen from Figure 3 that after the signal enters the compensation circuit, it is divided into two paths, one path directly drives the look-up table circuit, and the other path passes through the unit delay circuit accordingly, the output of the unit delay circuit drives the look-up table circuit, and the output of the look-up table circuit is used For compensating nonlinear MOS transistors with memory effects, the number of bits of output data of the compensation circuit (how many bits of precision are used in the design) depends on the target performance requirements of the class D amplifier (how many SNR performances are achieved).

图4为简化了本发明的D类放大器示意图。图中,U为信号输入;H(z-1)为一个低通滤波器,通常包括一阶或高级的积分器,在信号频段内具有非常高的增益;E为量化噪声;Y为调制器(SIGMA-DELTA调制器)的输出,同时也是MOS管的输入;F(.)为MOS管的响应,这是一个非理想开关器件,W为其输出;如果MOS管具有理想开关特性,则F(.)=1或者一个常数;G(z-1)为低通滤波器,用以滤除带外噪声,提高放大器的动态范围、增加输出SNR。为补偿F(.)对系统性能的损害,在反馈电路中增加了一个补偿电路,具有MOS管的系统特性。虽然这个补偿电路的特性不需要完全和MOS管一样,这里以F′(.)≈F(.)来说明整个系统的工作原理。FIG. 4 is a simplified schematic diagram of a class D amplifier of the present invention. In the figure, U is the signal input; H(z -1 ) is a low-pass filter, usually including a first-order or advanced integrator, which has a very high gain in the signal frequency band; E is the quantization noise; Y is the modulator The output of (SIGMA-DELTA modulator) is also the input of the MOS tube; F(.) is the response of the MOS tube, which is a non-ideal switching device, and W is its output; if the MOS tube has ideal switching characteristics, then F (.)=1 or a constant; G(z −1 ) is a low-pass filter for filtering out-of-band noise, improving the dynamic range of the amplifier, and increasing the output SNR. In order to compensate the damage of F(.) to system performance, a compensation circuit is added in the feedback circuit, which has the system characteristics of MOS tube. Although the characteristics of this compensation circuit do not need to be exactly the same as those of the MOS tube, here we use F'(.)≈F(.) to illustrate the working principle of the whole system.

事实上,为了降低系统复杂度,增加系统稳定性,反馈电路中的补偿电路特性应该适当简化,只是补偿非线性特性的部分;特别是,如果MOS管的特性具有记忆效应,反馈电路中的补偿电路的特性应该缩短其记忆效应的长度。In fact, in order to reduce the complexity of the system and increase the stability of the system, the characteristics of the compensation circuit in the feedback circuit should be simplified appropriately, only the part that compensates the nonlinear characteristics; especially, if the characteristics of the MOS tube have memory effects, the compensation circuit in the feedback circuit The characteristics of the circuit should shorten the length of its memory effect.

下面通过研究系统的信号传递函数STF和噪声传递函数NTF来说明系统的补偿原理。定义STF定义为W/U(“/”表示除),和E无关,而NTF的定义为W/E,和U无关。The compensation principle of the system is explained below by studying the signal transfer function STF and the noise transfer function NTF of the system. Definition STF is defined as W/U ("/" means division), which has nothing to do with E, while NTF is defined as W/E, which has nothing to do with U.

根据图4,可以得到:According to Figure 4, we can get:

[U-F′(Y)]H(z-1)+E=Y[UF'(Y)]H(z -1 )+E=Y

W=F(Y)W=F(Y)

为了得到STF,在[U-F′(Y)]H(z-1)+E=Y中忽略E可得:To get STF, ignore E in [UF'(Y)]H(z -1 )+E=Y:

UH(z-1)=F′(Y)H(z-1)+YUH(z -1 )=F'(Y)H(z -1 )+Y

由于SIGMA-DELTA调制器工作于远高于信号带宽的抽样频率,而且H(z-1)在信号带宽范围内,通常在低频端有极高的增益,即在信号频段内UH(z-1)>>Y;这样,UH(z-1)≈F′(Y)H(z-1),即Y=F′-1(U);Since the SIGMA-DELTA modulator works at a sampling frequency much higher than the signal bandwidth, and H(z -1 ) is within the signal bandwidth range, it usually has a very high gain at the low frequency end, that is, in the signal frequency band UH(z- 1 )>>Y; thus, UH(z -1 )≈F'(Y)H(z -1 ), that is, Y=F' -1 (U);

由于W=F(Y)及F′(.)≈F(.),Since W=F(Y) and F'(.)≈F(.),

Figure BDA0003748070220000051
Figure BDA0003748070220000051

类似地,在[U-F′(Y)]H(z-1)+E=Y中忽略U,可以得到E=Y+F′(Y)H(z-1)≈F(Y)H(z-1)=WH(z-1);W/E=1/H(z-1)=》NTF=1/H(z-1)。Similarly, neglecting U in [UF′(Y)]H(z -1 )+E=Y, we get E=Y+F′(Y)H(z -1 )≈F(Y)H(z -1 )=WH(z -1 ); W/E=1/H(z- 1 )=>>NTF=1/H(z- 1 ).

由方程

Figure BDA0003748070220000052
可见,在信号频段内,信号无损地通过了系统。由W/E=1/H(z-1)=》NTF=1/H(z-1)可见,量化噪声在信号频段,通常是在低频端内呈现剧烈衰减。我们可以看出F(.)没有出现在系统的STF和NTF中,MOS管的非线性特性得到了补偿。by the equation
Figure BDA0003748070220000052
It can be seen that within the signal frequency band, the signal passes through the system without loss. From W/E=1/H(z -1 )=>>NTF=1/H(z- 1 ), it can be seen that the quantization noise shows severe attenuation in the signal frequency band, usually in the low frequency end. We can see that F(.) does not appear in the STF and NTF of the system, and the nonlinear characteristics of the MOS tube have been compensated.

理想的MOS管输出稳定后,理想的低电平或理想的高电平(高电平归一化到1,低电平归一化到-1),是对称的;在输入驱动电压改变时,其输出立刻随之变化,即使不能立刻变化,其上升或下降的速率是相同的。而实际的MOS管具有各种非理想的特性,比如存在死区,上升下降速率不同等。而且有记忆特性的MOS管的输出电压,即使同样是上升,其上升速率也并不是固定的,而是和MOS管之前的控制输入序列有关。其下降的速率也一样。After the ideal MOS tube output is stable, the ideal low level or ideal high level (high level normalized to 1, low level normalized to -1) is symmetrical; when the input drive voltage changes , its output changes immediately, even if it cannot change immediately, its rising or falling rate is the same. The actual MOS tube has various non-ideal characteristics, such as the existence of a dead zone, different rising and falling rates, and so on. Moreover, even if the output voltage of the MOS tube with memory characteristics also rises, its rising rate is not fixed, but is related to the previous control input sequence of the MOS tube. The rate at which it falls is the same.

为了根据MOS管的输出特性确定补偿通路的反馈值,我们定义上升和下降的畸变度为单位时间内波形畸变部分电压面积和单位时间与高低电压差的比例。如图5(a)所示是理想的上升波形,畸变部分面积为0,我们定义这种情况的畸变度为0;如图5(b)所示,上升畸变部分面积占整个波形的0.125,畸变度为0.125;如图5(c)所示,上升畸变度为0.25。In order to determine the feedback value of the compensation channel according to the output characteristics of the MOS tube, we define the rising and falling distortion as the ratio of the voltage area of the waveform distortion part per unit time and the high and low voltage difference per unit time. As shown in Figure 5(a), it is an ideal rising waveform, and the area of the distorted part is 0. We define the degree of distortion in this case as 0; as shown in Figure 5(b), the area of the rising distorted part accounts for 0.125 of the entire waveform. The degree of distortion is 0.125; as shown in Figure 5(c), the degree of rising distortion is 0.25.

同样的,如图6(a)所示是理想的下降波形,畸变部分面积为0,畸变度为0;如图6(b)所示,下降畸变部分面积占整个波形面积的0.125,其下降畸变度为0.125;如图6(c)所示,下降畸变度为0.25。Similarly, as shown in Figure 6(a) is an ideal falling waveform, the area of the distortion part is 0, and the degree of distortion is 0; as shown in Figure 6(b), the area of the falling distortion part accounts for 0.125 of the entire waveform area, and its drop The distortion degree is 0.125; as shown in Figure 6(c), the descending distortion degree is 0.25.

针对上述的MOS管的补偿可以如下:The compensation for the above MOS tube can be as follows:

先获得MOS管的输入输出特性,该特性可以用高效率的伪随机序列测试获得,也可以用高精度的正弦或余弦序列测试获得,也可以用别的序列测试获得;在取得输入输出特性后,只对特性中的非线性部分做补偿。比如只补偿上升和下降速率不相等的部分。同时在反馈通路中模拟非线性失真时也应该缩短输入输出延时,以保证SIGMA-DELTA调制器收敛。First obtain the input and output characteristics of the MOS tube, which can be obtained by a high-efficiency pseudo-random sequence test, or by a high-precision sine or cosine sequence test, or by other sequence tests; after obtaining the input and output characteristics , only compensate for the non-linear part of the characteristic. For example, only compensate for the unequal portion of the ascent and descent rates. At the same time, when simulating nonlinear distortion in the feedback path, the input and output delay should also be shortened to ensure the convergence of the SIGMA-DELTA modulator.

在反馈通路中补偿电路的输出是时间离散输出,和MOS管的模拟输出特性并不一致。为此,本发明中提出了一种保持单位时间内畸变度一致的补偿方法。即在相同的时间内,如果补偿电路输出一个正波形信号,其输出幅度为1-上升畸变度。如果补偿电路输出一个负波形信号,其输出幅度为-(1-下降畸变度)。进一步,为了提高整个系统的性能,保证SIGMA-DELTA稳定,我们可以只补偿上升畸变度和下降畸变度之差。如果上升畸变度大于下降畸变度,在输出负波形时不需要补偿,而正波形输出为1-(上升畸变度-下降畸变度)。如果下降畸变度大于上升畸变度,在输出正波形时不需要补偿,而负波形输出为-1-(上升畸变度-下降畸变度)。The output of the compensation circuit in the feedback path is a time-discrete output, which is inconsistent with the analog output characteristics of the MOS tube. For this reason, the present invention proposes a compensation method to keep the distortion degree consistent per unit time. That is, at the same time, if the compensation circuit outputs a positive waveform signal, its output amplitude is 1-rising distortion. If the compensation circuit outputs a negative waveform signal, its output amplitude is -(1-down distortion). Further, in order to improve the performance of the whole system and ensure the stability of SIGMA-DELTA, we can only compensate the difference between the rising distortion degree and the falling distortion degree. If the rising distortion is greater than the falling distortion, no compensation is required when outputting a negative waveform, while the output of a positive waveform is 1-(rising distortion-falling distortion). If the descending distortion is greater than the ascending distortion, no compensation is required when outputting a positive waveform, while the output of a negative waveform is -1-(rising distortion - descending distortion).

图7为一个简化的MOS管输出及补偿电路的输出。图左为简化的MOS管输出,上升沿畸变度0.2,下降沿畸变度0.3,上下沿畸变度之差为0.1。图右为补偿电路输出波形,由于下降沿畸变度大于上升畸变度,电路输出上升沿时不需要补偿,输出为1(归一化后),而下降沿补偿输出为-0.9(归一化后)。当然,也可以上升沿输出为1.1,下降沿输出为-1;或者上升沿输出为1.05,而下降沿输出为-0.95。只要保证补偿后的差值为上升沿畸变度0.2-下降沿畸变度0.3=-0.1即可。这取决于哪一种的补偿可以更好地保证SIGMA-DELTA调制器的收敛。Figure 7 is a simplified MOS tube output and output of the compensation circuit. The left side of the figure is a simplified MOS tube output, the distortion degree of the rising edge is 0.2, the distortion degree of the falling edge is 0.3, and the difference between the distortion degree of the upper and lower edges is 0.1. The right side of the figure is the output waveform of the compensation circuit. Since the distortion degree of the falling edge is greater than the distortion degree of the rising edge, no compensation is required when the circuit outputs the rising edge, and the output is 1 (after normalization), while the compensation output of the falling edge is -0.9 (after normalization ). Of course, it is also possible to output 1.1 at the rising edge and -1 at the falling edge; or 1.05 at the rising edge and -0.95 at the falling edge. It is sufficient to ensure that the difference after compensation is 0.2 of the rising edge distortion - 0.3 of the falling edge distortion = -0.1. It depends on which compensation can better ensure the convergence of the SIGMA-DELTA modulator.

为了验证本发明的有效性,我们对非线性特性MOS管进行仿真,对一个三阶SIGMA-DELTA调制的D类放大器,其工作频率为信号频率的32倍,输入信号为正弦波,如果MOS管没有非线性失真,具有理想的上下沿特性,其理想的SNR可以达到66.8dB,见图8。如果MOS管具有非线性失真,而放大器没有对非线性MOS管做补偿,其SNR为35.8dB,见图9。进行补偿之后,其SNR为63.8dB,见图10。可以看出上述的补偿方法有显著的效果。In order to verify the effectiveness of the present invention, we simulate the non-linear characteristic MOS tube, and to a class D amplifier modulated by a third-order SIGMA-DELTA, its operating frequency is 32 times of the signal frequency, and the input signal is a sine wave. If the MOS tube There is no nonlinear distortion, and it has ideal upper and lower edge characteristics, and its ideal SNR can reach 66.8dB, as shown in Figure 8. If the MOS tube has nonlinear distortion, and the amplifier does not compensate the nonlinear MOS tube, its SNR is 35.8dB, as shown in Figure 9. After compensation, its SNR is 63.8dB, see Figure 10. It can be seen that the above-mentioned compensation method has a remarkable effect.

本发明在反馈电路中设置补偿电路,模拟末级MOS管的非线性失真,进而通过查表向调制器的输入端输出补偿,使得放大器的非线性特性得到了补偿,避免了由于末级MOS管的非线性导致的输出波形畸变、降低输出波形的可用SNR动态范围。补偿电路的输出无需和MOS管的输出完全一致,只需保证其上下沿输出的畸变度之差和MOS管模拟电路的畸变度之差相等即可。In the present invention, a compensation circuit is set in the feedback circuit to simulate the nonlinear distortion of the final MOS tube, and then the compensation is output to the input terminal of the modulator through a look-up table, so that the nonlinear characteristics of the amplifier are compensated, and the distortion caused by the final MOS tube is avoided. The output waveform distortion caused by the non-linearity of the output waveform reduces the available SNR dynamic range of the output waveform. The output of the compensation circuit does not need to be exactly the same as the output of the MOS transistor, it only needs to ensure that the difference between the distortion degree of the upper and lower edge outputs is equal to the distortion degree difference of the MOS transistor analog circuit.

本发明的原理不仅可以用于采用SIGMA-DELTA调制的D类放大器中,而且可以用于采用SIGMA-DELTA调制的ADC和DAC电路中,用于补偿电路中存在的非线性失真。本发明的原理不仅可以用于一位量化的采用SIGMA-DELTA调制的D类放大器,ADC和DAC电路中,补偿电路中存在的非线性失真,还可以用于多位量化的采用SIGMA-DELTA调制的D类放大器,ADC和DAC电路中,补偿电路中存在的非线性失真。The principle of the invention can be used not only in the class D amplifier adopting SIGMA-DELTA modulation, but also in ADC and DAC circuits adopting SIGMA-DELTA modulation, and is used for compensating the non-linear distortion existing in the circuit. The principle of the present invention can not only be used for the non-linear distortion existing in the compensating circuit in the class D amplifier, ADC and DAC circuit of one-bit quantization adopting SIGMA-DELTA modulation, but also can be used for multi-bit quantization adopting SIGMA-DELTA modulation In the class D amplifier, ADC and DAC circuit, the non-linear distortion existing in the compensation circuit.

以上所述仅是本发明的优选实施方式。应当指出,对于本技术领域的普通技术人员来说,在不脱离本发明技术原理的前提下,还可以做出若干改进和变形,这些改进和变形也应视为本发明的保护范围。The above descriptions are only preferred embodiments of the present invention. It should be pointed out that for those skilled in the art, some improvements and modifications can be made without departing from the technical principle of the present invention, and these improvements and modifications should also be regarded as the protection scope of the present invention.

Claims (6)

1. A kind of D class amplifier with nonlinear compensation function, including SIGMA-DELTA modulator, last MOS tube and electric-wave filter connected in series sequentially, characterized by that, there are compensating circuits in the feedback path of the SIGMA-DELTA modulator;
the input end of the compensation circuit is connected with the output end of the modulator, and the output end of the compensation circuit is connected with the input end of the modulator; a compensation table is prestored in the compensation circuit, and nonlinear distortion compensation data established according to the input and output characteristics of the last-stage MOS tube is prestored in the compensation table; the compensation circuit searches the compensation table according to the output of the modulator, simulates the nonlinear distortion of the last-stage MOS tube and outputs corresponding nonlinear distortion compensation data.
2. The class-D amplifier of claim 1, wherein the compensation circuit comprises a string of unit delay circuits and a look-up table circuit, an input terminal of the look-up table circuit is connected to an output terminal of the modulator, an output terminal of the look-up table circuit is connected to an input terminal of the modulator, an input terminal of a first unit delay circuit of the string of unit delay circuits is connected to an output terminal of the modulator, and an output terminal of each unit delay circuit is further connected to an input terminal of the look-up table circuit.
3. The class-D amplifier with the nonlinear compensation function according to claim 2, wherein the number of the unit delay circuits in the unit delay circuit string is matched with the memory characteristic and the delay of the last stage MOS transistor and the performance requirement of the class-D amplifier.
4. The class-D amplifier of claim 2, wherein the compensation table is pre-stored in a look-up circuit, and the look-up circuit is configured to look up the compensation table according to the output of the modulator and the output of each unit delay circuit, so as to simulate the non-linear distortion of the last stage MOS transistor and output the corresponding non-linear distortion compensation data.
5. The class-D amplifier according to claim 4, wherein the compensation table is pre-stored with non-linear distortion compensation data based on non-linear distortion in the input output characteristics of the final stage MOS transistor, and the table look-up circuit is configured to look up the compensation table based on the output of the modulator and the output of each unit delay circuit to simulate the non-linear distortion of the final stage MOS transistor and output the corresponding non-linear distortion compensation data.
6. The class-D amplifier with nonlinearity compensation function of claim 2, 4 or 5, wherein the LUT circuit is a memory without a latch I/O function.
CN202210830480.9A 2022-07-15 2022-07-15 class-D amplifier with nonlinear compensation function Pending CN115360987A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210830480.9A CN115360987A (en) 2022-07-15 2022-07-15 class-D amplifier with nonlinear compensation function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210830480.9A CN115360987A (en) 2022-07-15 2022-07-15 class-D amplifier with nonlinear compensation function

Publications (1)

Publication Number Publication Date
CN115360987A true CN115360987A (en) 2022-11-18

Family

ID=84032821

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210830480.9A Pending CN115360987A (en) 2022-07-15 2022-07-15 class-D amplifier with nonlinear compensation function

Country Status (1)

Country Link
CN (1) CN115360987A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6414614B1 (en) * 1999-02-23 2002-07-02 Cirrus Logic, Inc. Power output stage compensation for digital output amplifiers
JP2004088430A (en) * 2002-08-27 2004-03-18 Mitsubishi Electric Corp Class D amplifier
KR20050064485A (en) * 2003-12-23 2005-06-29 삼성전자주식회사 Predistortion apparatus and method for compensating non-linearility of the power amplifier
WO2006020503A2 (en) * 2004-08-11 2006-02-23 Apogee Technology, Inc. Digital adaptive feedforward harmonic distortion compensation for digitally controlled power stage
US20100315275A1 (en) * 2006-12-27 2010-12-16 Sharp Kabushiki Kaisha Delta sigma modulation digital-analog converter, digital signal processing method, and av device
CN106208675A (en) * 2016-07-27 2016-12-07 南京理工大学 DC/DC controller based on digital delay circuit
WO2019234925A1 (en) * 2018-06-08 2019-12-12 三菱電機株式会社 Distortion compensation circuit and radio transmitter

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6414614B1 (en) * 1999-02-23 2002-07-02 Cirrus Logic, Inc. Power output stage compensation for digital output amplifiers
JP2004088430A (en) * 2002-08-27 2004-03-18 Mitsubishi Electric Corp Class D amplifier
KR20050064485A (en) * 2003-12-23 2005-06-29 삼성전자주식회사 Predistortion apparatus and method for compensating non-linearility of the power amplifier
WO2006020503A2 (en) * 2004-08-11 2006-02-23 Apogee Technology, Inc. Digital adaptive feedforward harmonic distortion compensation for digitally controlled power stage
US20100315275A1 (en) * 2006-12-27 2010-12-16 Sharp Kabushiki Kaisha Delta sigma modulation digital-analog converter, digital signal processing method, and av device
CN106208675A (en) * 2016-07-27 2016-12-07 南京理工大学 DC/DC controller based on digital delay circuit
WO2019234925A1 (en) * 2018-06-08 2019-12-12 三菱電機株式会社 Distortion compensation circuit and radio transmitter

Similar Documents

Publication Publication Date Title
CN101404503B (en) Continuous-time sigma-delta modulator and method for compensating loop delay thereof
US8791848B2 (en) Sigma-delta modulators with excess loop delay compensation
CN102270990B (en) Modulator and designing method thereof
US9513651B2 (en) Delta-sigma modulator
KR20140011135A (en) Apparatus and method for calibrating offset voltage and continuous time delta sigma modulator including the same
KR102086607B1 (en) Second order loop filter and multi-order delta sigma modulator including the same
KR20140030358A (en) Delta-sigma modulator and transmitter having the same
Nandi et al. Continuous-Time $\Delta\Sigma $ Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC
US8384573B2 (en) Low-power digital-to-analog converter
US8169353B2 (en) Wideband digital to analog converter with built-in load attenuator
US20110043398A1 (en) Cascaded dac architecture with pulse width modulation
CN116707530A (en) A High-Order Continuous-Time Hybrid Architecture Sigma-Delta Modulator
US7782238B2 (en) Asymmetric PWM signal generator, method thereof, and data processing apparatus including the same
CN115360987A (en) class-D amplifier with nonlinear compensation function
CN114600375A (en) Sigma-delta analog-to-digital converter with gmC-VDAC
Rezapour et al. Digital noise coupled MASH delta-sigma modulator
Zhang et al. Power-efficient active-RC CT DSM with a lowpass capacitor at the virtual ground node of the first integrator
Basak et al. Gm-cell nonlinearity compensation technique using single-bit quantiser and FIR DAC in Gm-C based delta-sigma modulators
Catania et al. Design of Single-Bit Switched-Capacitor ΔΣ Modulators Employing Fast-Settling Techniques
KR101117017B1 (en) Amplifier in which a digital signal is used as an input signal
US6628217B1 (en) Signal scaling scheme for a delta sigma modulator
US8519873B2 (en) Correcting for non-linearities in a continuous-time sigma-delta modulator
CN104104342B (en) Secondary quantizer, class-D amplifier employing secondary quantizer, and audio device
Chu et al. Analysis and design of high speed/high linearity continuous time delta-sigma modulator
CN221900859U (en) Sigma-Delta modulator with low-voltage slew rate integration and high-frequency feedback noise suppression

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination