CN115588607A - Silicon wafer pretreatment method - Google Patents
Silicon wafer pretreatment method Download PDFInfo
- Publication number
- CN115588607A CN115588607A CN202211365442.7A CN202211365442A CN115588607A CN 115588607 A CN115588607 A CN 115588607A CN 202211365442 A CN202211365442 A CN 202211365442A CN 115588607 A CN115588607 A CN 115588607A
- Authority
- CN
- China
- Prior art keywords
- silicon wafer
- oxygen
- annealing
- silicon
- nitrogen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 206
- 239000010703 silicon Substances 0.000 title claims abstract description 206
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 205
- 238000002203 pretreatment Methods 0.000 title claims abstract description 22
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 74
- 239000001301 oxygen Substances 0.000 claims abstract description 74
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 74
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 57
- 239000012535 impurity Substances 0.000 claims abstract description 55
- 238000000137 annealing Methods 0.000 claims abstract description 53
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 30
- 238000005121 nitriding Methods 0.000 claims abstract description 29
- 235000012431 wafers Nutrition 0.000 claims description 182
- 238000000034 method Methods 0.000 claims description 84
- 230000008569 process Effects 0.000 claims description 65
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 10
- 230000004048 modification Effects 0.000 claims description 7
- 238000012986 modification Methods 0.000 claims description 7
- 239000012299 nitrogen atmosphere Substances 0.000 claims description 5
- 239000012298 atmosphere Substances 0.000 claims description 4
- 230000007547 defect Effects 0.000 abstract description 46
- 238000001556 precipitation Methods 0.000 abstract description 20
- 230000015572 biosynthetic process Effects 0.000 abstract description 9
- 238000004519 manufacturing process Methods 0.000 abstract description 8
- 229910021334 nickel silicide Inorganic materials 0.000 description 38
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 37
- 238000005468 ion implantation Methods 0.000 description 32
- 230000007704 transition Effects 0.000 description 24
- 238000012544 monitoring process Methods 0.000 description 20
- 230000000694 effects Effects 0.000 description 16
- 239000010408 film Substances 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 229910021332 silicide Inorganic materials 0.000 description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 6
- 238000005259 measurement Methods 0.000 description 6
- 229910052759 nickel Inorganic materials 0.000 description 4
- -1 nitrogen ions Chemical class 0.000 description 4
- 239000000243 solution Substances 0.000 description 4
- 229910005883 NiSi Inorganic materials 0.000 description 3
- 238000002310 reflectometry Methods 0.000 description 3
- 230000008439 repair process Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000007781 pre-processing Methods 0.000 description 2
- 239000002244 precipitate Substances 0.000 description 2
- 229910005881 NiSi 2 Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
本发明提供了一种硅片预处理方法,包括:提供硅片,对硅片进行氮化处理,在硅片表面形成掺氮的改性层;对进行氮化处理后的硅片进行退火处理。本发明提供的硅片预处理方法,通过氮化处理,可在硅片表面形成一掺氮的改性层,可减少硅片表面的氧杂质含量并可抑制改性层中氧沉淀晶格缺陷的形成;通过退火处理,进一步使硅片表面的氧杂质脱离,并修复表面的晶格缺陷,最终得到表面氧杂质含量和氧沉淀晶格缺陷含量符合预期的硅片。因此,本发明提供的硅片预处理方法,可有效降低硅片表面氧杂质和氧沉淀晶格缺陷的含量,从而提高后续制程的良率。
The invention provides a silicon chip pretreatment method, comprising: providing a silicon chip, performing nitriding treatment on the silicon chip, forming a modified layer doped with nitrogen on the surface of the silicon chip; performing annealing treatment on the silicon chip after the nitriding treatment . The silicon wafer pretreatment method provided by the present invention can form a nitrogen-doped modified layer on the silicon wafer surface through nitriding treatment, which can reduce the oxygen impurity content on the silicon wafer surface and can suppress oxygen precipitation lattice defects in the modified layer Formation; through annealing treatment, the oxygen impurities on the surface of the silicon wafer are further removed, and the lattice defects on the surface are repaired, and finally a silicon wafer with the content of oxygen impurities on the surface and the content of oxygen precipitated lattice defects in line with expectations is obtained. Therefore, the silicon wafer pretreatment method provided by the present invention can effectively reduce the content of oxygen impurities and oxygen-precipitated lattice defects on the silicon wafer surface, thereby improving the yield rate of subsequent manufacturing processes.
Description
技术领域technical field
本发明涉及半导体制造领域,具体涉及一种硅片预处理方法。The invention relates to the field of semiconductor manufacturing, in particular to a silicon wafer pretreatment method.
背景技术Background technique
在单晶硅生长时,单晶硅会混杂一部分氧杂质,这些氧杂质在硅晶格间隙超过一定浓度,就会产生氧沉淀,在氧杂质含量高的单晶硅中,氧沉淀是晶格缺陷的重要类型。氧沉淀存在于硅片的近表面时,会影响硅片质量和性能,必须对氧沉淀进行控制。当硅片中氧杂质含量越高时,越容易形成氧沉淀晶格缺陷,因此可以通过控制氧杂质含量来对氧沉淀进行控制。在单晶硅生长过程中,利用一定工艺,令硅片表面一定深度为无氧沉淀的洁净区,从而对氧沉淀进行控制,制备出高性能单晶硅材料。During the growth of single crystal silicon, the single crystal silicon will be mixed with some oxygen impurities. When these oxygen impurities exceed a certain concentration in the silicon lattice gap, oxygen precipitation will occur. In single crystal silicon with high oxygen impurity content, oxygen precipitation is the crystal lattice. Important types of defects. When oxygen precipitation exists near the surface of the silicon wafer, it will affect the quality and performance of the silicon wafer, and the oxygen precipitation must be controlled. When the oxygen impurity content in the silicon wafer is higher, the oxygen precipitation lattice defects are easier to form, so the oxygen precipitation can be controlled by controlling the oxygen impurity content. During the growth process of monocrystalline silicon, a certain process is used to make a certain depth on the surface of the silicon wafer a clean area without oxygen precipitation, so as to control oxygen precipitation and prepare high-performance monocrystalline silicon materials.
现有技术一般在拉晶成形的后期进行退火工艺(例如直拉硅的三步退火法),经过退火工艺后,近表面的氧杂质会挥发脱离,氧杂质含量大大降低;同时内部的氧杂质会聚结形成氧沉淀,内部的氧沉淀可作为吸杂中心将近表面的金属杂质捕获,进一步减少近表面的杂质,提高硅片的质量。但是,直拉法制备的单晶硅氧杂质含量较高,氧杂质含量一般在5×1017atom/cm2到9×1017atom/cm2之间,退火处理不能完全去除近表面的氧杂质,残留的氧杂质含量一般在5×1010atom/cm2以上,这种含量的氧杂质在后续制程中可能会形成氧沉淀晶格缺陷并对硅片性能产生影响,降低后续制程的良率。例如,后续在硅片表面形成自对准镍硅化物的工艺中,氧沉淀晶格缺陷的存在会影响镍硅化物相变稳定,使形成的镍硅化物膜层的厚度不均匀并且电阻值偏离理想值。又如,含有氧沉淀晶格缺陷的硅片在进行后续的离子注入工艺后,硅片表面会遭到较大破坏,导致硅片表面的均匀度较差。因此,需要寻求方法以进一步降低硅片近表面的氧杂质和氧沉淀晶格缺陷含量。特别是对于一些未进行高温退火处理的原生硅片,其近表面具有较高的氧杂质含量,更容易形成氧沉淀晶格缺陷,如何更进一步降低硅片近表面的氧杂质和氧沉淀晶格缺陷含量是一个急需解决的问题。In the prior art, the annealing process (such as the three-step annealing method of Czochralski silicon) is generally carried out in the later stage of crystal pulling. After the annealing process, the oxygen impurities near the surface will be volatilized and detached, and the content of oxygen impurities will be greatly reduced; at the same time, the oxygen impurities inside It will coalesce to form oxygen precipitation, and the internal oxygen precipitation can be used as a gettering center to capture metal impurities near the surface, further reducing impurities near the surface and improving the quality of silicon wafers. However, the content of oxygen impurities in single crystal silicon prepared by the Czochralski method is relatively high, and the oxygen impurity content is generally between 5×10 17 atom/cm 2 and 9×10 17 atom/cm 2 , and the annealing treatment cannot completely remove the oxygen near the surface. Impurities, the residual oxygen impurity content is generally above 5×10 10 atom/cm 2 , this content of oxygen impurities may form oxygen precipitated lattice defects in the subsequent process and affect the performance of silicon wafers, reducing the yield of subsequent processes. Rate. For example, in the subsequent process of forming a self-aligned nickel silicide on the surface of a silicon wafer, the existence of oxygen precipitation lattice defects will affect the stability of the nickel silicide phase transition, making the thickness of the formed nickel silicide film layer uneven and the resistance value deviated from Ideal value. As another example, after a subsequent ion implantation process is performed on a silicon wafer containing oxygen-precipitated lattice defects, the surface of the silicon wafer will be greatly damaged, resulting in poor uniformity of the silicon wafer surface. Therefore, it is necessary to find a method to further reduce the content of oxygen impurities and oxygen precipitated lattice defects near the surface of the silicon wafer. Especially for some raw silicon wafers that have not been subjected to high-temperature annealing, the near surface has a high content of oxygen impurities, and it is easier to form oxygen precipitated lattice defects. How to further reduce the oxygen impurities and oxygen precipitated lattices near the surface of the silicon wafer Defect content is an urgent problem.
发明内容Contents of the invention
为解决硅片表面存在的氧杂质和晶格缺陷对后续制程的不良影响的问题,本发明提供了一种硅片预处理方法。In order to solve the problem that the oxygen impurities and lattice defects existing on the surface of the silicon wafer have adverse effects on the subsequent manufacturing process, the invention provides a method for pretreatment of the silicon wafer.
本发明提供的一种硅片预处理方法包括以下步骤:A kind of silicon wafer pretreatment method provided by the invention comprises the following steps:
提供硅片,对硅片进行氮化处理,在硅片表面形成掺氮的改性层;Provide silicon wafers, perform nitriding treatment on the silicon wafers, and form a nitrogen-doped modified layer on the surface of the silicon wafers;
对进行氮化处理后的硅片进行退火处理。Annealing is performed on the silicon wafer after the nitriding treatment.
优选地,氮化处理的工艺包括解耦等离子氮化工艺。Preferably, the nitriding process includes a decoupled plasma nitriding process.
优选地,解耦等离子氮化工艺的工艺条件包括:射频功率为2200W~2800W,氮气流量为150sccm~250sccm,工艺时间为50s~70s。Preferably, the process conditions of the decoupled plasma nitriding process include: the radio frequency power is 2200W-2800W, the nitrogen flow rate is 150sccm-250sccm, and the process time is 50s-70s.
优选地,退火处理的工艺包括氮化后退火工艺。Preferably, the annealing process includes a post-nitridation annealing process.
优选地,氮化后退火工艺的工艺条件包括:退火温度为780℃~1000℃,退火时间为15s~25s,退火氛围为氮气氛围且氮气流量为15sccm~25sccm。Preferably, the process conditions of the post-nitridation annealing process include: the annealing temperature is 780°C-1000°C, the annealing time is 15s-25s, the annealing atmosphere is nitrogen atmosphere and the nitrogen flow rate is 15sccm-25sccm.
优选地,改性层的厚度为 Preferably, the thickness of the modified layer is
优选地,硅片进行氮化处理后,改性层的氮杂质含量为1012atom/cm2~1013atom/cm2。Preferably, after the silicon wafer is nitridated, the nitrogen impurity content of the modified layer is 10 12 atom/cm 2 -10 13 atom/cm 2 .
优选地,硅片进行退火处理后,硅片表面的氧杂质含量小于108atom/cm2。Preferably, after the silicon wafer is annealed, the oxygen impurity content on the surface of the silicon wafer is less than 10 8 atom/cm 2 .
优选地,硅片包括P型硅片。Preferably, the silicon chip includes a P-type silicon chip.
优选地,硅片为单晶硅片。Preferably, the silicon wafer is a single crystal silicon wafer.
与现有技术相比,本发明提供的硅片预处理方法具有以下优点:Compared with the prior art, the silicon chip pretreatment method provided by the invention has the following advantages:
本发明提供的硅片预处理方法,通过氮化处理,可在硅片表面形成一掺氮的改性层,由于氮杂质的存在,可减少硅片表面的氧杂质含量并可抑制改性层中氧沉淀晶格缺陷的形成;通过退火处理,进一步使硅片表面的氧杂质脱离,并修复表面的晶格缺陷,最终得到表面氧杂质含量和氧沉淀晶格缺陷含量符合预期的硅片。因此,本发明提供的硅片预处理方法,可有效降低硅片表面氧杂质含量和氧沉淀晶格缺陷含量,从而提高后续制程的良率。The silicon wafer pretreatment method provided by the present invention can form a nitrogen-doped modification layer on the silicon wafer surface through nitriding treatment. Due to the existence of nitrogen impurities, the oxygen impurity content on the silicon wafer surface can be reduced and the modification layer can be suppressed. The formation of oxygen precipitated lattice defects in the medium; through annealing treatment, further remove the oxygen impurities on the surface of the silicon wafer, and repair the surface lattice defects, and finally obtain a silicon wafer with the content of surface oxygen impurities and oxygen precipitated lattice defects in line with expectations. Therefore, the silicon wafer pretreatment method provided by the present invention can effectively reduce the content of oxygen impurities and oxygen precipitated lattice defects on the surface of the silicon wafer, thereby improving the yield rate of subsequent manufacturing processes.
附图说明Description of drawings
图1为本发明一实施例提供的硅片预处理方法的流程图;Fig. 1 is the flow chart of the silicon chip preprocessing method provided by an embodiment of the present invention;
图2为本发明一实施例中对硅片进行氮化处理的示意图;Fig. 2 is a schematic diagram of carrying out nitriding treatment to a silicon wafer in an embodiment of the present invention;
图3为本发明一实施例中镍硅化物相变监测的方法流程图;Fig. 3 is the flow chart of the method for phase transition monitoring of nickel silicide in an embodiment of the present invention;
图4为本发明一实施例中镍硅化物相变监测得到的硅片的镍硅化物相变曲线;Fig. 4 is the nickel silicide phase transition curve of the silicon wafer obtained by nickel silicide phase transition monitoring in an embodiment of the present invention;
图5为本发明一实施例中离子注入监测的方法流程图;5 is a flow chart of a method for ion implantation monitoring in an embodiment of the present invention;
图6为本发明一实施例中离子注入监测得到的各硅片样品的表面均匀度对比柱状图。FIG. 6 is a histogram showing the comparison of surface uniformity of each silicon wafer sample obtained through ion implantation monitoring in an embodiment of the present invention.
其中,附图标记说明如下:Wherein, the reference signs are explained as follows:
10-硅片;101-改性层。10-silicon wafer; 101-modified layer.
具体实施方式detailed description
为使本发明的目的、优点和特征更加清楚,以下结合附图对本发明所提供的一种硅片预处理方法作进一步详细说明。需说明的是,附图均采用非常简化的形式且均使用非精准的比例,仅用以方便、明晰地辅助说明本发明实施例的目的。In order to make the purpose, advantages and features of the present invention clearer, a silicon wafer pretreatment method provided by the present invention will be further described in detail below in conjunction with the accompanying drawings. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.
请参阅图1,本实施例提供的一种硅片预处理方法包括以下步骤:Please refer to Fig. 1, a kind of silicon chip preprocessing method provided in the present embodiment comprises the following steps:
步骤S1:提供硅片,对所述硅片进行氮化处理,在所述硅片表面形成掺氮的改性层;Step S1: providing a silicon wafer, performing nitriding treatment on the silicon wafer, and forming a nitrogen-doped modified layer on the surface of the silicon wafer;
步骤S2:对进行氮化处理后的所述硅片进行退火处理。Step S2: performing annealing treatment on the silicon wafer after nitriding treatment.
请参阅图2,执行步骤S1,提供硅片10,对所述硅片10进行氮化处理,在所述硅片10表面形成掺氮的改性层101。Please refer to FIG. 2 , step S1 is performed to provide a
在本实施例中,所述提供硅片10优选为提供原生硅片,所述原生硅片为硅片原厂制备的未形成半导体器件的硅片。所述硅片10优选为单晶硅片,单不限于此,还可以是多晶硅片或非晶硅片。所述硅片10优选为P型硅片,P型硅片具有成本低廉、电路设计方便等优点,并且杂质或缺陷对P型硅片的影响相对较小,因此P型硅片被广泛用于各种半导体器件制造中;所述硅片10不限于P型硅片,例如还可以是N型硅片。In this embodiment, the
氮是单晶硅中一种很重要的杂质,它可与其他电活性杂质及缺陷作用从而影响材料的电学性质。硅中氮杂质不会形成沉淀而导致晶格缺陷,并且氮杂质可以降低氧杂质含量从而抑制氧沉淀的形成,同时可改善硅片的机械强度。因此掺氮处理是对硅片进行改性的重要手段,目前掺氮工艺也得到了很大的发展。所述氮化处理优选采用解耦等离子氮化(Decouple Plasma Nitride)工艺,所述解耦等离子氮化工艺通过将硅片表面暴露于等离子氮氛围中,可在硅片表面一定深度形成均匀分布的氮杂质。解耦等离子氮化工艺可在常温下进行,避免了高温处理产生晶格缺陷的问题,且该工艺还具有节能、省时等优点,是掺氮处理的常用工艺。为提高氮化处理的效果,需对所述解耦等离子氮化工艺的工艺条件进行控制,例如射频功率为2200W~2800W,氮气流量为150sccm~250sccm,工艺时间为50s~70s。射频功率决定了产生的氮离子的能量,合适的氮离子能量,可确保氮离子能进入硅片表面,同时可确保氮离子不会进入硅片表面之下的内部区域。氮气流量和工艺时间决定了工艺完成后硅片内氮杂质的含量。本实施例中,优选地,射频功率为2500W,氮气流量为200sccm,工艺时间为60s,在此工艺条件下进行氮化处理后,在所述硅片10的表面形成了厚度为掺氮的改性层101,所述改性层101的氮杂质含量为1012atom/cm2~1013atom/cm2。所述硅片10表面氮杂质的引入可以降低其表面的氧杂质含量从而抑制氧沉淀缺陷的形成,同时可改善所述硅片10的机械强度。Nitrogen is a very important impurity in single crystal silicon, which can interact with other electrically active impurities and defects to affect the electrical properties of the material. Nitrogen impurities in silicon will not form precipitates to cause lattice defects, and nitrogen impurities can reduce the content of oxygen impurities to inhibit the formation of oxygen precipitates, and at the same time improve the mechanical strength of silicon wafers. Therefore, nitrogen doping treatment is an important means of modifying silicon wafers, and the nitrogen doping process has also been greatly developed at present. The nitriding treatment preferably adopts a decoupled plasma nitriding (Decouple Plasma Nitride) process, and the decoupled plasma nitriding process can form a uniform distribution at a certain depth on the surface of the silicon wafer by exposing the surface of the silicon wafer to a plasma nitrogen atmosphere. Nitrogen impurities. The decoupled plasma nitriding process can be carried out at room temperature, avoiding the problem of lattice defects caused by high temperature treatment, and this process also has the advantages of energy saving and time saving, and is a common process for nitrogen doping treatment. In order to improve the effect of nitriding treatment, the process conditions of the decoupled plasma nitriding process need to be controlled, for example, the radio frequency power is 2200W-2800W, the nitrogen flow rate is 150sccm-250sccm, and the process time is 50s-70s. The RF power determines the energy of the nitrogen ions generated. The appropriate energy of the nitrogen ions can ensure that the nitrogen ions can enter the surface of the silicon wafer, and at the same time ensure that the nitrogen ions will not enter the internal area under the surface of the silicon wafer. The nitrogen flow rate and process time determine the content of nitrogen impurities in the silicon wafer after the process is completed. In this embodiment, preferably, the radio frequency power is 2500W, the nitrogen gas flow rate is 200sccm, and the process time is 60s. After nitriding treatment is performed under these process conditions, a layer with a thickness of Nitrogen-doped modified
执行步骤S2,对进行氮化处理后的所述硅片10进行退火处理。Step S2 is executed to perform annealing treatment on the
所述退火处理,可稳定步骤S1中形成的所述改性层101中的氮杂质,修复氮化处理过程中形成的等离子体损伤,同时可以修复所述硅片10中原本存在的氧沉淀缺陷。优选地,所述退火处理采用氮化后退火(Post Nitride Anneal)工艺,同时,为提高所述退火处理的效果,可对所述氮化后退火工艺的工艺条件进行控制,优选地,退火温度为780℃~1000℃,退火时间为15s~25s,退火氛围为氮气氛围且氮气流量为15sccm~25sccm。本实施例中,优选地,退火温度为800℃,退火时间为20s,退火氛围为氮气氛围且氮气流量为20sccm,在此工艺条件下进行退火处理后,所述改性层101的氮杂质含量进一步提高为1015atom/cm2~5×1015atom/cm2。氮杂质含量的提高可进一步减少氧杂质含量,例如本实施例中,经测定所述硅片10初始时的表面氧杂质含量在5×1010atom/cm2以上,经过所述退火处理后所述硅片10表面氧杂质含量小于108atom/cm2。所述硅片10表面氧杂质含量的降低可进一步抑制其表面氧沉淀晶格缺陷的形成。The annealing treatment can stabilize the nitrogen impurities in the modified
当硅片表面存在氧沉淀晶格缺陷时,会存在以下影响:When there are oxygen-precipitated lattice defects on the surface of the silicon wafer, the following effects will occur:
首先,自对准金属硅化物工艺中,在硅片表面沉积金属后,会接着进行退火处理,以形成稳定、致密且电阻低的金属硅化物(例如镍硅化物)膜层。当硅片表面存在氧沉淀晶格缺陷时,形成的金属硅化物膜层稳定性差,并且其方块电阻值Rs将偏离预期的基准值。First, in the salicide process, after metal is deposited on the surface of the silicon wafer, an annealing treatment is performed to form a stable, dense and low-resistance metal silicide (such as nickel silicide) film layer. When there are oxygen precipitation lattice defects on the surface of the silicon wafer, the stability of the formed metal silicide film layer is poor, and its sheet resistance value Rs will deviate from the expected reference value.
另外,进行离子注入工艺后,会进行离子注入监测,以评估离子注入的效果,即评估离子注入对硅片表面的破坏程度是否符合预期。所述离子注入监测通常会用热波量测(Thermal Wave)得到表征硅片表面破坏程度的表面均匀度的测量值,根据所述表面均匀度的测量值评估离子注入的效果。硅片表面存在的氧沉淀晶格缺陷会影响所述表面均匀度的测量值,进而影响离子注入效果的判断。In addition, after the ion implantation process is performed, ion implantation monitoring will be performed to evaluate the effect of the ion implantation, that is, to evaluate whether the degree of damage to the surface of the silicon wafer by the ion implantation meets expectations. The ion implantation monitoring usually uses thermal wave measurement (Thermal Wave) to obtain the measured value of surface uniformity representing the degree of surface damage of the silicon wafer, and the effect of ion implantation is evaluated according to the measured value of the surface uniformity. Oxygen precipitated lattice defects existing on the surface of the silicon wafer will affect the measured value of the surface uniformity, thereby affecting the judgment of the ion implantation effect.
改善硅片表面氧沉淀晶格缺陷后,自对准金属硅化物工艺中形成的金属硅化物和进行离子注入工艺后的硅片表面均匀度将更理想。After improving the oxygen precipitation lattice defects on the surface of the silicon wafer, the metal silicide formed in the self-aligned metal silicide process and the surface uniformity of the silicon wafer after the ion implantation process will be more ideal.
因此,以下将对经过图1所示预处理的硅片进行品质监测,根据品质监测结果说明所述硅片预处理方法的效果,并以未经过图1所示预处理的硅片作为对比例,从对比结果进一步说明所述硅片预处理方法具有的降低硅片表面氧杂质和氧沉淀晶格缺陷的含量从而提高后续制程的良率的优点。Therefore, the quality monitoring will be carried out on the silicon wafers pretreated as shown in Figure 1 below, and the effect of the silicon wafer pretreatment method will be described according to the quality monitoring results, and the silicon wafers that have not been pretreated as shown in Figure 1 will be used as a comparative example , it is further illustrated from the comparison results that the silicon wafer pretreatment method has the advantages of reducing the content of oxygen impurities and oxygen precipitated lattice defects on the silicon wafer surface, thereby improving the yield rate of the subsequent manufacturing process.
所述品质监测包括镍硅化物相变监测和离子注入监测。请参阅图3,所述镍硅化物相变监测的方法流程可简要描述如下:提供待监测的硅片;在待监测硅片的表面上沉积一定厚度(例如)的镍金属薄膜;进行退火处理形成镍硅化物,退火过程中逐渐形成稳定的镍硅化物,同时测量退火过程中镍硅化物的相变曲线;根据所述相变曲线评估退火处理完成后形成的镍硅化物的稳定性。在退火处理步骤中会形成镍硅化物的各种相(主要包括NiSi相和NiSi2相)的混合相,并且随着退火处理的进行,镍硅化物的各种相之间会发生相转变。当硅片表面无晶格缺陷或晶格缺陷很少且退火条件控制良好时,退火过程中镍硅化物的各种相会逐渐形成单一的电阻值低的NiSi相,最终生成致密且稳定的镍硅化物薄膜。当硅片表面晶格缺陷含量较大时,由于形成镍硅化物和镍硅化物相转变这两个过程均是发生在硅片表面与镍金属层或硅片表面与镍硅化物之间的界面处,存在于硅片表面的晶格缺陷会影响镍硅化物形成过程和镍硅化物相转变过程,导致退火后的镍硅化物薄膜多相混合、均匀度差且电阻值偏离预期。测量所述镍硅化物的相变曲线的方法包括:在整个退火过程中,测量若干个不同温度下的镍硅化物的方块电阻值Rs,并得到方块电阻值Rs随温度的变化曲线,此变化曲线即为镍硅化物的相变曲线。The quality monitoring includes nickel silicide phase change monitoring and ion implantation monitoring. Please refer to Fig. 3, the method flow process of described nickel silicide phase change monitoring can briefly describe as follows: provide the silicon chip to be monitored; Deposit a certain thickness on the surface of the silicon chip to be monitored (for example ) nickel metal thin film; perform annealing treatment to form nickel silicide, gradually form stable nickel silicide in the annealing process, measure the phase transition curve of nickel silicide in the annealing process simultaneously; Stability of nickel silicides. A mixed phase of various phases of nickel silicide (mainly including NiSi phase and NiSi 2 phase) is formed during the annealing treatment step, and as the annealing process progresses, phase transitions occur among the various phases of nickel silicide. When there are no or few lattice defects on the surface of the silicon wafer and the annealing conditions are well controlled, the various phases of nickel silicide will gradually form a single NiSi phase with low resistance value during the annealing process, and finally produce dense and stable nickel. Silicide film. When the content of lattice defects on the surface of the silicon wafer is large, the two processes of formation of nickel silicide and nickel silicide phase transition both occur at the interface between the surface of the silicon wafer and the nickel metal layer or the surface of the silicon wafer and the nickel silicide The lattice defects existing on the surface of the silicon wafer will affect the formation process of nickel silicide and the phase transition process of nickel silicide, resulting in heterogeneous mixing of the nickel silicide film after annealing, poor uniformity and deviation from the expected resistance value. The method for measuring the phase transition curve of the nickel silicide includes: measuring the sheet resistance Rs of the nickel silicide at several different temperatures during the entire annealing process, and obtaining the change curve of the sheet resistance Rs with temperature, the change The curve is the phase transition curve of nickel silicide.
图4所示为硅片的镍硅化物的相变曲线,其中曲线A为对比硅片的镍硅化物相变曲线,所述对比硅片与图1的步骤S1中提供的硅片属于同一厂家、同一批次且规格相同,并且所述对比硅片未经过图1所示的预处理;曲线B为预处理硅片的镍硅化物的相变曲线,所述预处理硅片与所述对比硅片相比,增加了图1中所示的预处理;曲线C为镍硅化物的理想相变曲线。理想相变曲线对应在理想的初始条件(硅片表面缺陷含量符合预期)下,退火过程中镍硅化物完全形成低电阻的NiSi相并最终形成稳定、致密的镍硅化物薄膜的相变曲线;理想相变曲线由业内公开的经验数据形成,是表征自对准金属硅化物工艺中形成的镍硅化物稳定性的基准曲线。所述曲线A、曲线B和曲线C对应的退火条件相同,例如在本实施例中,退火条件包括:退火温度为300℃,退火时间为25s。Fig. 4 shows the phase transition curve of the nickel silicide of the silicon wafer, wherein curve A is the phase transition curve of the nickel silicide of the comparison silicon wafer, and the silicon wafer provided in step S1 of the comparison silicon wafer and Fig. 1 belongs to the same manufacturer , the same batch and the same specifications, and the comparison silicon wafer has not been pretreated as shown in Figure 1; Curve B is the phase transition curve of the nickel silicide of the pretreated silicon wafer, and the pretreated silicon wafer is compared with the comparison Compared with silicon wafers, the pretreatment shown in Figure 1 is added; Curve C is the ideal phase transition curve of nickel silicide. The ideal phase transition curve corresponds to the phase transition curve of the nickel silicide completely forming a low-resistance NiSi phase during the annealing process and finally forming a stable and dense nickel silicide film under ideal initial conditions (silicon wafer surface defect content meets expectations); The ideal phase transition curve is formed from empirical data published in the industry, and is a benchmark curve characterizing the stability of nickel silicide formed in the salicide process. The annealing conditions corresponding to the curve A, curve B and curve C are the same. For example, in this embodiment, the annealing conditions include: the annealing temperature is 300° C., and the annealing time is 25 s.
从图4中各曲线的对比可以得出结论:所述对比硅片的镍硅化物的相变曲线偏离理想相变曲线且整体的方块电阻值Rs比理想相变曲线的方块电阻值Rs偏高,所述对比硅片表面形成的镍硅化物膜层品质较差,对比硅片品质甚至不能满足监测要求。其主要原因是所述对比硅片未经过预处理,其表面存在的氧晶格缺陷影响了镍硅化物相变过程。从图4中的各曲线的对比还可以得出结论:所述预处理硅片的镍硅化物的相变曲线符合理想相变曲线,表明预处理硅片形成了稳定、致密、电阻低的镍硅化物薄膜,也间接表明了预处理硅片表面的晶格缺陷含量符合预期并且晶格缺陷不会对镍硅化物相变产生不良影响。From the comparison of the curves in Fig. 4, it can be concluded that the phase transition curve of the nickel silicide of the comparison silicon wafer deviates from the ideal phase transition curve and the overall sheet resistance Rs is higher than that of the ideal phase transition curve. , the quality of the nickel silicide film layer formed on the surface of the comparison silicon wafer is poor, and the quality of the comparison silicon wafer cannot even meet the monitoring requirements. The main reason is that the comparative silicon wafer has not been pretreated, and the oxygen lattice defects on its surface affect the nickel silicide phase transition process. From the comparison of each curve in Fig. 4, it can also be concluded that the phase transition curve of the nickel silicide of the pretreated silicon wafer meets the ideal phase transition curve, indicating that the pretreated silicon wafer has formed a stable, compact, low-resistance nickel The silicide film also indirectly indicates that the content of lattice defects on the surface of the pretreated silicon wafer is in line with expectations and that the lattice defects will not adversely affect the phase transition of nickel silicide.
因此,本实施例所提供的硅片预处理方法,可降低硅片表面的氧沉淀晶格缺陷,进而可确保在自对准金属硅化物工艺中形成稳定、致密、电阻低的镍硅化物薄膜。Therefore, the silicon wafer pretreatment method provided in this embodiment can reduce the oxygen precipitation lattice defects on the surface of the silicon wafer, thereby ensuring the formation of a stable, dense, and low-resistance nickel silicide film in the salicide process. .
上述的离子注入监测是指对经过离子注入工艺后的硅片表面的均匀度进行检测和表征,以评估离子注入工艺对硅片表面的破坏程度。现有技术一般通过热波量测对硅片表面的均匀度进行测量,热波量测主要测量硅片表面各区域的反射率,各区域的反射率的变化可反映硅片表面的均匀性。而硅片表面存在的晶格缺陷会影响热波量测得到的反射率,进而影响离子注入效果的判断。请参阅图5,所述离子注入监测的方法流程可简要描述如下:提供待监测的硅片;对待监测的硅片进行离子注入;对离子注入后的硅片进行热波量测;根据热波量测结果计算硅片表面的均匀度,并评估离子注入的效果。The above-mentioned ion implantation monitoring refers to the detection and characterization of the uniformity of the silicon wafer surface after the ion implantation process, so as to evaluate the damage degree of the ion implantation process to the silicon wafer surface. In the prior art, the uniformity of the silicon wafer surface is generally measured by thermal wave measurement. The thermal wave measurement mainly measures the reflectivity of each area on the silicon wafer surface, and the change of the reflectance of each area can reflect the uniformity of the silicon wafer surface. The lattice defects existing on the surface of the silicon wafer will affect the reflectivity measured by the thermal wave, and then affect the judgment of the ion implantation effect. Please refer to Fig. 5, the method flow of the ion implantation monitoring can be briefly described as follows: provide the silicon wafer to be monitored; perform ion implantation on the silicon wafer to be monitored; perform thermal wave measurement on the silicon wafer after ion implantation; The measurement results calculate the uniformity of the silicon wafer surface and evaluate the effect of ion implantation.
所述热波量测一般采用热波量测仪进行,热波量测仪发射低能激光照射待测硅片表面的样本区域,会有部分激光从待测硅片表面反射,用侦测器探测反射的激光,即反射光,进而得到反射率;测量得到同一硅片的多个样本区域对应的反射率,根据多个样本区域对应的反射率计算硅片的表面均匀度(uniformity)。所述表面均匀度定义为所述多个样本区域对应的反射率的标准差,所述标准差能反映各反射率间的离散程度,因此所述表面均匀度可用所述标准差评估。需说明的是,当所述表面均匀度越小(或越接近于0)时,表示对应表面越均匀;相反,当所述表面均匀度越大时,表示对应表面越不均匀。The thermal wave measurement is generally carried out by a thermal wave measuring instrument, which emits a low-energy laser to irradiate the sample area on the surface of the silicon wafer to be measured, and part of the laser light will be reflected from the surface of the silicon wafer to be measured, and will be detected by a detector. The reflected laser, that is, the reflected light, then obtains the reflectance; the reflectance corresponding to multiple sample areas of the same silicon wafer is measured, and the surface uniformity of the silicon wafer is calculated according to the reflectance corresponding to the multiple sample areas. The surface uniformity is defined as the standard deviation of the reflectances corresponding to the multiple sample areas, and the standard deviation can reflect the degree of dispersion among the reflectances, so the surface uniformity can be evaluated by the standard deviation. It should be noted that, when the surface uniformity is smaller (or closer to 0), it means that the corresponding surface is more uniform; on the contrary, when the surface uniformity is larger, it means that the corresponding surface is more uneven.
图6所示为离子注入监测得到的各硅片样品的表面均匀度对比柱状图。图6中示出了12个硅片样品的表面均匀度数据,此12个硅片样品为同一硅片原厂制备的同一批次的原生硅片,其中9个硅片样品(硅片1、硅片2……硅片9)为预处理硅片,经过图1中所示的预处理;其余3个未经过图1所示预处理的硅片样品(硅片11、硅片12和硅片13)作为对比例。图6中虚线为规格线,虚线对应的纵坐标数值为规格值,当硅片的表面均匀度大于此规格值时,表示此硅片表面均匀性较差,达不到规格标准,而当硅片的表面均匀度小于此规格值时,表示此硅片表面均匀性较好,符合规格标准。所述规格值可根据实际的离子注入工艺的质量标准确定,在本实施例中,所述规格值定为1.5,此数值是业内常用的规格值。由图6可知,对比例(硅片11、硅片12和硅片13)的表面均匀度均超过所述规格值,据此可判断离子注入对硅片表面破坏较大,硅片表面均匀度受损严重,离子注入效果较差;而所述预处理硅片(硅片1、硅片2……硅片9)的表面均匀度均小于所述规格值,据此可判断离子注入对硅片表面破坏较小,硅片表面均匀度符合预期,离子注入效果良好。需说明的是,对比例的表面均匀度的测量值可能并不反映真实的表面均匀度,对比例的表面存在的氧沉淀等缺陷会影响反射率的测量值进而使均匀度的测量值偏高。但现有技术中,一般是通过所述表面均匀度的测量值评估硅片表面均匀性和离子注入效果的。因此,对于表面存在氧沉淀晶格缺陷的硅片,在离子注入时表面更容易损伤,同时表面均匀度的测量值也会偏高。FIG. 6 is a histogram showing the comparison of surface uniformity of each silicon wafer sample obtained by ion implantation monitoring. The surface uniformity data of 12 silicon wafer samples are shown in Fig. 6, and these 12 silicon wafer samples are the original silicon wafers of the same batch prepared by the same silicon wafer factory, wherein 9 silicon wafer samples (silicon wafer 1, Silicon wafer 2 ... silicon wafer 9) are pretreated silicon wafers, through the pretreatment shown in Figure 1; the remaining 3 silicon wafer samples (silicon wafer 11, silicon wafer 12 and silicon Tablet 13) was used as a comparative example. The dotted line in Figure 6 is the specification line, and the ordinate value corresponding to the dotted line is the specification value. When the surface uniformity of the silicon wafer is greater than the specification value, it means that the surface uniformity of the silicon wafer is poor and cannot meet the specification standard. When the surface uniformity of the silicon wafer is less than this specification value, it means that the surface uniformity of the silicon wafer is better and meets the specification standard. The specification value can be determined according to the quality standard of the actual ion implantation process. In this embodiment, the specification value is set to 1.5, which is a commonly used specification value in the industry. It can be seen from Fig. 6 that the surface uniformity of the comparative examples (silicon wafer 11, silicon wafer 12 and silicon wafer 13) all exceeds the specification value, and it can be judged that the ion implantation has relatively large damage to the surface of the silicon wafer, and the surface uniformity of the silicon wafer is relatively large. The damage is serious, and the effect of ion implantation is relatively poor; and the surface uniformity of the pretreated silicon wafers (silicon wafer 1, silicon wafer 2 ... silicon wafer 9) is all less than the specification value, so it can be judged that ion implantation has a negative effect on silicon The wafer surface was less damaged, the surface uniformity of the silicon wafer was as expected, and the effect of ion implantation was good. It should be noted that the measured value of the surface uniformity of the comparative example may not reflect the real surface uniformity, and defects such as oxygen precipitation on the surface of the comparative example will affect the measured value of the reflectivity and thus make the measured value of the uniformity higher . However, in the prior art, the surface uniformity of the silicon wafer and the effect of ion implantation are generally evaluated through the measured value of the surface uniformity. Therefore, for silicon wafers with oxygen precipitated lattice defects on the surface, the surface is more likely to be damaged during ion implantation, and the measured value of the surface uniformity will be higher.
因此,本实施例所提供的硅片预处理方法,可降低硅片表面的氧沉淀晶格缺陷,进而可避免在后续的离子注入工艺中氧沉淀晶格缺陷对离子注入监测的影响和对离子注入效果的评估。Therefore, the silicon wafer pretreatment method provided in this embodiment can reduce the oxygen precipitated lattice defects on the surface of the silicon wafer, thereby avoiding the influence of oxygen precipitated lattice defects on ion implantation monitoring and ion implantation monitoring in the subsequent ion implantation process. Evaluation of Injection Effects.
综上所述,本发明提供的硅片预处理方法,通过氮化处理,可在硅片表面形成一掺氮的改性层,氮杂质的存在可抑制所述改性层中氧沉淀晶格缺陷的形成;通过退火处理,进一步使硅片表面的氧杂质脱离,并修复表面的晶格缺陷,最终得到表面氧杂质含量和氧沉淀晶格缺陷数量均符合预期的硅片。对经过预处理的硅片进行的金属硅化物相变监测和离子注入监测进一步说明了所述硅片预处理方法可提高硅片品质从而改善后续制程良率的效果。因此,本发明提供的硅片预处理方法,可有效降低硅片表面氧杂质含量和氧沉淀晶格缺陷含量,从而提高后续制程的良率。In summary, the silicon wafer pretreatment method provided by the present invention can form a nitrogen-doped modified layer on the silicon wafer surface through nitriding treatment, and the presence of nitrogen impurities can inhibit the precipitation of oxygen in the modified layer. The formation of defects; through annealing treatment, the oxygen impurities on the surface of the silicon wafer are further removed, and the lattice defects on the surface are repaired, and finally a silicon wafer with the content of oxygen impurities on the surface and the number of oxygen precipitated lattice defects is in line with the expectation. The metal silicide phase change monitoring and ion implantation monitoring on the pretreated silicon wafer further illustrate the effect of the silicon wafer pretreatment method on improving the quality of the silicon wafer and thus improving the yield rate of the subsequent process. Therefore, the silicon wafer pretreatment method provided by the present invention can effectively reduce the content of oxygen impurities and oxygen precipitated lattice defects on the surface of the silicon wafer, thereby improving the yield rate of subsequent manufacturing processes.
此外,可以理解的是,虽然本发明已以较佳实施例披露如上,然而上述实施例并非用以限定本发明。对于任何熟悉本领域的技术人员而言,在不脱离本发明技术方案范围情况下,都可利用上述揭示的技术内容对本发明技术方案作出许多可能的变动和修饰,或修改为等同变化的等效实施例。因此,凡是未脱离本发明技术方案的内容,依据本发明的技术实质对以上实施例所做的任何简单修改、等同变化及修饰,均仍属于本发明技术方案保护的范围内。而且还应该理解的是,本发明并不限于此处描述的特定的方法、化合物、材料、制造技术、用法和应用,它们可以变化。还应该理解的是,此处描述的术语仅仅用来描述特定实施例,而不是用来限制本发明的范围。必须注意的是,此处的以及所附权利要求中使用的单数形式“一个”、“一种”以及“该”包括复数基准,除非上下文明确表示相反意思。因此,例如,对“一个步骤”引述意味着对一个或多个步骤的引述,并且可能包括次级步骤。应该以最广义的含义来理解使用的所有连词。因此,词语“或”应该被理解为设有逻辑“或”的定义,而不是逻辑“异或”的定义,除非上下文明确表示相反意思。此处描述的结构将被理解为还引述该结构的功能等效物。可被解释为近似的语言应该被那样理解,除非上下文明确表示相反意思。In addition, it can be understood that although the present invention has been disclosed above with preferred embodiments, the above embodiments are not intended to limit the present invention. For any person skilled in the art, without departing from the scope of the technical solution of the present invention, the technical content disclosed above can be used to make many possible changes and modifications to the technical solution of the present invention, or be modified to be equivalent to equivalent changes. Example. Therefore, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention, which do not deviate from the technical solution of the present invention, still fall within the protection scope of the technical solution of the present invention. Furthermore, it is to be understood that this invention is not limited to the particular methods, compounds, materials, fabrication techniques, usages and applications described herein, which may vary. It should also be understood that the terminology described herein is used to describe particular embodiments only and is not intended to limit the scope of the present invention. It must be noted that as used herein and in the appended claims, the singular forms "a", "an" and "the" include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to "a step" means reference to one or more steps, and may include sub-steps. All conjunctions used should be understood in their broadest sense. Therefore, the word "or" should be understood as having a definition of logical "or", rather than a logical "exclusive or", unless the context clearly expresses the contrary meaning. Structures described herein are to be understood as also referring to functional equivalents of the structures. Language that may be construed as approximation should be construed as such, unless the context clearly dictates otherwise.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211365442.7A CN115588607A (en) | 2022-10-31 | 2022-10-31 | Silicon wafer pretreatment method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211365442.7A CN115588607A (en) | 2022-10-31 | 2022-10-31 | Silicon wafer pretreatment method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115588607A true CN115588607A (en) | 2023-01-10 |
Family
ID=84781314
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211365442.7A Pending CN115588607A (en) | 2022-10-31 | 2022-10-31 | Silicon wafer pretreatment method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115588607A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20230207315A1 (en) * | 2021-12-28 | 2023-06-29 | Changxin Memory Technologies, Inc. | Semiconductor structure and method for forming semiconductor structure |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0786291A (en) * | 1993-09-14 | 1995-03-31 | Nec Corp | Semiconductor device and manufacture thereof |
| JPH11251322A (en) * | 1998-02-27 | 1999-09-17 | Sony Corp | Epitaxial silicon substrate, solid-state image pickup device and manufacture thereof |
| JP2000114265A (en) * | 1998-10-01 | 2000-04-21 | Nec Corp | Manufacture of semiconductor device |
| JP2002353164A (en) * | 1995-04-14 | 2002-12-06 | Sharp Corp | Semiconductor device and manufacturing method thereof |
| US20030054641A1 (en) * | 2001-04-11 | 2003-03-20 | Memc Electronic Materials, Inc. | Control of thermal donor formation in high resistivity CZ silicon |
| WO2008146442A1 (en) * | 2007-05-25 | 2008-12-04 | Shin-Etsu Handotai Co., Ltd. | Epitaxial wafer manufacturing method and epitaxial wafer |
| CN102605433A (en) * | 2012-01-09 | 2012-07-25 | 浙江大学 | Method for eliminating primary oxygen precipitation in nitrating Czochralski silicon chips |
-
2022
- 2022-10-31 CN CN202211365442.7A patent/CN115588607A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0786291A (en) * | 1993-09-14 | 1995-03-31 | Nec Corp | Semiconductor device and manufacture thereof |
| JP2002353164A (en) * | 1995-04-14 | 2002-12-06 | Sharp Corp | Semiconductor device and manufacturing method thereof |
| JPH11251322A (en) * | 1998-02-27 | 1999-09-17 | Sony Corp | Epitaxial silicon substrate, solid-state image pickup device and manufacture thereof |
| JP2000114265A (en) * | 1998-10-01 | 2000-04-21 | Nec Corp | Manufacture of semiconductor device |
| US20030054641A1 (en) * | 2001-04-11 | 2003-03-20 | Memc Electronic Materials, Inc. | Control of thermal donor formation in high resistivity CZ silicon |
| WO2008146442A1 (en) * | 2007-05-25 | 2008-12-04 | Shin-Etsu Handotai Co., Ltd. | Epitaxial wafer manufacturing method and epitaxial wafer |
| CN102605433A (en) * | 2012-01-09 | 2012-07-25 | 浙江大学 | Method for eliminating primary oxygen precipitation in nitrating Czochralski silicon chips |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20230207315A1 (en) * | 2021-12-28 | 2023-06-29 | Changxin Memory Technologies, Inc. | Semiconductor structure and method for forming semiconductor structure |
| US11862461B2 (en) * | 2021-12-28 | 2024-01-02 | Changxin Memory Technologies, Inc. | Method of forming oxide layer on a doped substrate using nitridation and oxidation process |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kerr et al. | Very low bulk and surface recombination in oxidized silicon wafers | |
| US8476149B2 (en) | Method of manufacturing single crystal silicon wafer from ingot grown by Czocharlski process with rapid heating/cooling process | |
| JP5256195B2 (en) | Silicon wafer and manufacturing method thereof | |
| JP2002532875A (en) | Epitaxial silicon wafer having internal gettering and method of manufacturing the same | |
| WO2000055397A1 (en) | Production method for silicon wafer and silicon wafer | |
| EP2199435A1 (en) | Annealed wafer and method for producing annealed wafer | |
| WO2000041227A1 (en) | Method for thermally annealing silicon wafer and silicon wafer | |
| US20070243701A1 (en) | Semiconductor device fabrication method using ultra-rapid thermal annealing | |
| KR100319413B1 (en) | Method for manufacturing semiconductor silicon epitaxial wafer and semiconductor device | |
| JP2006073580A (en) | Silicon epitaxial wafer and manufacturing method thereof | |
| US20080277768A1 (en) | Silicon member and method of manufacturing the same | |
| EP1313137A1 (en) | Method for manufacturing single-crystal silicon wafers | |
| WO2024012147A1 (en) | Preparation method for boron-doped emitter | |
| JP4013276B2 (en) | Manufacturing method of silicon epitaxial wafer | |
| CN115588607A (en) | Silicon wafer pretreatment method | |
| McDonald et al. | The trade-off between phosphorus gettering and thermal degradation in multicrystalline silicon | |
| JPH1050715A (en) | Silicon wafer and its manufacturing method | |
| Lee et al. | Silicon epitaxial growth by rapid thermal processing chemical vapor deposition | |
| US20080038526A1 (en) | Silicon Epitaxial Wafer And Manufacturing Method Thereof | |
| KR101524913B1 (en) | Silicon wafer | |
| JP2006332689A (en) | Method of manufacturing silicon epitaxial wafer | |
| CN113206002B (en) | A method for preparing ultra-thin oxide layers with high uniformity | |
| JP4992266B2 (en) | Manufacturing method of semiconductor device | |
| JP2004063721A (en) | Method for evaluating ni contamination in silicon wafer | |
| JP2002151519A (en) | Method of manufacturing annealed wafer and annealed wafer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |