CN117833916B - Signal conditioning circuit, device and radio frequency power supply - Google Patents
Signal conditioning circuit, device and radio frequency power supply Download PDFInfo
- Publication number
- CN117833916B CN117833916B CN202410226582.9A CN202410226582A CN117833916B CN 117833916 B CN117833916 B CN 117833916B CN 202410226582 A CN202410226582 A CN 202410226582A CN 117833916 B CN117833916 B CN 117833916B
- Authority
- CN
- China
- Prior art keywords
- multiplexer
- input end
- voltage
- power supply
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003750 conditioning effect Effects 0.000 title claims abstract description 54
- 239000003990 capacitor Substances 0.000 claims description 21
- 238000001914 filtration Methods 0.000 claims description 20
- 238000001514 detection method Methods 0.000 claims description 14
- 230000003321 amplification Effects 0.000 claims description 4
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 8
- 238000005070 sampling Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 229920006395 saturated elastomer Polymers 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
The invention relates to the technical field of signal conditioning, in particular to a signal conditioning circuit, a device and a radio frequency power supply, wherein the circuit comprises: a switch control assembly and a signal amplifying assembly; the input end of the switch control component is connected with the output end of the power supply, and the output end of the switch control component is connected with the input end of the signal amplifying component; when the switch control component receives a pull-up instruction, the voltage output by the power supply is output to the positive input end of the signal amplifying component; the signal amplifying assembly pulls up the voltage received by the positive input end; the switch control component is also used for outputting the voltage output by the power supply to the reverse input end of the signal amplifying component when receiving the pull-down instruction; and the signal amplifying assembly is also used for pulling down the voltage received by the reverse input end. The invention pulls up the voltage received by the positive input end and pulls down the voltage received by the negative input end through the signal amplifying component, thereby pulling up or pulling down the signal according to the requirement.
Description
Technical Field
The present invention relates to the field of signal conditioning technologies, and in particular, to a signal conditioning circuit, a signal conditioning device, and a radio frequency power supply.
Background
The sampling signal conditioning circuit is a primary link for realizing signal detection and control, and is widely used as a pre-stage processing circuit for ADC sampling at present. The purpose of the sampling signal conditioning circuit is to pull up or down and translate the input signal to match it with the voltage interval sampled by the ADC, thereby reducing the need for the ADC sampling accuracy.
Most of the current sampling signal conditioning circuits only have one of the functions of pulling up the input signal or pulling down the signal, and the signal cannot be pulled up or pulled down according to the requirement.
Disclosure of Invention
The invention mainly aims to provide a signal conditioning circuit, a device and a radio frequency power supply, and aims to solve the technical problem that a sampling signal conditioning circuit in the prior art only has one of an input signal amplifying function or a signal amplifying function and cannot amplify and reduce signals according to requirements.
To achieve the above object, the present invention provides a signal conditioning circuit, the circuit comprising: a switch control assembly and a signal amplifying assembly;
the input end of the switch control component is connected with the output end of the power supply, and the output end of the switch control component is connected with the input end of the signal amplifying component;
The switch control component is used for outputting the voltage output by the power supply to the positive input end of the signal amplifying component when receiving a pull-up instruction;
the signal amplifying assembly is used for pulling up the voltage received by the positive input end;
the switch control assembly is also used for outputting the voltage output by the power supply to the reverse input end of the signal amplifying assembly when receiving a pull-down instruction;
the signal amplifying component is also used for pulling down the voltage received by the reverse input end.
Optionally, the signal amplifying assembly includes: the first operational amplifier, the first resistor, the second resistor and the third resistor;
The first end of the first resistor is connected with the output end of the switch control assembly, the second end of the first resistor is connected with the forward input end of the first operational amplifier, the first end of the second resistor is connected with the output end of the switch control assembly, the second end of the second resistor is connected with the reverse input end of the first operational amplifier, and the third resistor is arranged between the forward input end and the output end of the first operational amplifier in parallel.
Optionally, the switch control assembly includes: a first multiplexer and a second multiplexer;
The first input end of the first multiplexer is connected with the power supply, the second input end of the first multiplexer is connected with a reference power supply, the output end of the first multiplexer is connected with the first end of the first resistor, the first input end of the second multiplexer is connected with the reference power supply, the second input end of the second multiplexer is connected with the power supply, and the output end of the second multiplexer is connected with the first end of the second resistor;
The first multiplexer and the second multiplexer are used for conducting connection between the first input end and the output end when a pull-up instruction is received;
the first multiplexer and the second multiplexer are also used for conducting connection between the second input end and the output end when receiving a pull-down instruction.
Optionally, the circuit further comprises: a voltage detection assembly;
The voltage detection component is respectively connected with the control ends of the first multiplexer and the second multiplexer and the output end of the first operational amplifier;
the voltage detection component is used for outputting a pull-down instruction to the first multiplexer and the second multiplexer when detecting that the voltage of the output end of the first operational amplifier is equal to the positive voltage output by the power supply;
The voltage detection component is used for outputting a pull-up instruction to the first multiplexer and the second multiplexer when detecting that the voltage of the output end of the first operational amplifier is equal to the negative voltage output by the power supply.
Optionally, the circuit further comprises: a voltage follower;
The input end of the voltage follower is connected with the output end of the power supply, and the output end of the voltage follower is connected with the first input end of the first multiplexer and the second input end of the second multiplexer;
The voltage follower is used for accurately transmitting the voltage output by the power supply to the first input end of the first multiplexer and the second input end of the second multiplexer.
Optionally, the voltage follower includes: a second operational amplifier and a fourth resistor;
The reverse input end of the second operational amplifier is connected with the output end of the power supply, the forward input end of the second operational amplifier is connected with the first end of the fourth resistor, the output end of the second operational amplifier is connected with the first input end of the first multiplexer and the second input end of the second multiplexer, and the second end of the fourth resistor is connected with the first input end of the first multiplexer and the second input end of the second multiplexer.
Optionally, the circuit further comprises: a filtering unit;
The first end of the filtering unit is connected with the reverse input end of the first operational amplifier, and the second end of the filtering unit is grounded;
The filtering unit is used for filtering the voltage input to the reverse input end of the first operational amplifier.
Optionally, the filtering unit includes: a fifth resistor and a first capacitor;
The first end of the fifth resistor and the first end of the first capacitor are connected to the reverse input end of the first operational amplifier in parallel, and the second end of the fifth resistor and the second end of the first capacitor are grounded.
Optionally, the circuit further comprises: a second capacitor;
The second capacitor is arranged in parallel between the positive input end and the output end of the first operational amplifier.
In addition, in order to achieve the above object, the present invention also proposes a signal conditioning device comprising the signal conditioning circuit described above.
In addition, in order to achieve the above object, the present invention also proposes a radio frequency power supply, which includes the signal conditioning circuit described above.
In the present invention the signal conditioning circuit comprises: a switch control assembly and a signal amplifying assembly; the input end of the switch control component is connected with the output end of the power supply, and the output end of the switch control component is connected with the input end of the signal amplifying component; the switch control component is used for outputting the voltage output by the power supply to the positive input end of the signal amplifying component when receiving a pull-up instruction; the signal amplifying assembly is used for pulling up the voltage received by the positive input end; the switch control assembly is also used for outputting the voltage output by the power supply to the reverse input end of the signal amplifying assembly when receiving a pull-down instruction; the signal amplifying component is also used for pulling down the voltage received by the reverse input end. The invention pulls up the voltage received by the forward input end and pulls down the voltage received by the reverse input end through the signal amplifying assembly, thereby amplifying and shrinking the signal according to the requirement.
Drawings
FIG. 1 is a schematic diagram of a first embodiment of a signal conditioning circuit according to the present invention;
FIG. 2 is a schematic circuit diagram of a second embodiment of the signal conditioning circuit of the present invention;
FIG. 3 is a schematic circuit diagram of mode one of a second embodiment of the signal conditioning circuit of the present invention;
fig. 4 is a schematic circuit diagram of a second embodiment of a signal conditioning circuit according to the present invention.
Reference numerals illustrate:
the achievement of the objects, functional features and advantages of the present invention will be further described with reference to the accompanying drawings, in conjunction with the embodiments.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are only some, but not all embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
It should be noted that, if directional indications (such as up, down, left, right, front, and rear … …) are included in the embodiments of the present invention, the directional indications are merely used to explain the relative positional relationship, movement conditions, etc. between the components in a specific posture (as shown in the drawings), and if the specific posture is changed, the directional indications are correspondingly changed.
In addition, if there is a description of "first", "second", etc. in the embodiments of the present invention, the description of "first", "second", etc. is for descriptive purposes only and is not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include at least one such feature. In addition, the technical solutions of the embodiments may be combined with each other, but it is necessary to base that the technical solutions can be realized by those skilled in the art, and when the technical solutions are contradictory or cannot be realized, the combination of the technical solutions should be considered to be absent and not within the scope of protection claimed in the present invention.
Reference will now be made in detail to exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, the same numbers in different drawings refer to the same or similar elements, unless otherwise indicated. The implementations described in the following exemplary examples do not represent all implementations consistent with the application.
An embodiment of the present invention provides a signal conditioning circuit, and referring to fig. 1, fig. 1 is a block diagram of a first embodiment of the signal conditioning circuit according to the present invention. The signal conditioning circuit of the present invention includes: a switch control assembly 10 and a signal amplification assembly 20;
the input end of the switch control assembly 10 is connected with the output end of the power supply, and the output end of the switch control assembly 10 is connected with the input end of the signal amplifying assembly 20;
the switch control assembly 10 is configured to output the voltage output by the power supply to the positive input end of the signal amplifying assembly 20 when receiving a pull-up instruction;
The signal amplifying component 20 is configured to pull up the voltage received by the positive input terminal;
The switch control assembly 10 is further configured to output the voltage output by the power supply to the inverting input terminal of the signal amplifying assembly 20 when receiving a pull-down instruction;
the signal amplifying component 20 is further configured to pull down the voltage received by the inverting input terminal.
It should be noted that the switch control assembly 10 may be a logic controlled electronic switch. It switches its output state in accordance with the received command (pull-up command or pull-down command) to determine whether the signal is to be supplied to the positive or negative input of the signal amplifying assembly 20. This switch may be an actual relay, a transistor, an analog switch, or other form of electronic switch.
The signal amplification assembly 20 described above may process signals transmitted through the switch control assembly 10. It may be a differential amplifier or an operational amplifier configuration having two inputs, a positive input and a negative input. The signal after passing through the amplifying assembly will be pulled up or down depending on which input the signal is directed to.
In particular, when the switch control assembly 10 receives a pull-up command, it is connected to the power supply and to the positive input of the signal amplifying assembly 20, allowing the supply voltage to pass and gain (amplify) via the amplifying assembly. When the switch control assembly 10 receives a pull-down command, it switches so that the same supply voltage is delivered to the inverting input of the amplifier, some type of attenuation of the input signal can be performed (e.g., gain can be reduced by generating a signal that is inverted from the input signal, or adjusting a feedback network).
It should be appreciated that the dynamic signal conditioning circuit of the present embodiment may be used in a variety of applications, such as sound processing, wireless communication, or medical devices, where the amplitude of the input signal may change continuously due to interference, requiring the circuit to dynamically adjust the gain to prevent distortion or to improve the detectability of the signal.
The signal conditioning circuit in this embodiment includes: a switch control assembly 10 and a signal amplification assembly 20; the input end of the switch control assembly 10 is connected with the output end of the power supply, and the output end of the switch control assembly 10 is connected with the input end of the signal amplifying assembly 20; the switch control assembly 10 is configured to output the voltage output by the power supply to the positive input end of the signal amplifying assembly 20 when receiving a pull-up instruction; the signal amplifying component 20 is configured to pull up the voltage received by the positive input terminal; the switch control assembly 10 is further configured to output the voltage output by the power supply to the inverting input terminal of the signal amplifying assembly 20 when receiving a pull-down instruction; the signal amplifying component 20 is further configured to pull down the voltage received by the inverting input terminal. In this embodiment, the signal amplifying assembly 20 pulls up the voltage received by the positive input terminal and pulls down the voltage received by the negative input terminal, so as to amplify and reduce the signal according to the requirement.
Referring to fig. 2, a schematic circuit diagram of a second embodiment of the signal conditioning circuit of the present invention; based on the above-described first embodiment, a second embodiment of the signal conditioning circuit of the present invention is proposed.
In this embodiment, the signal amplifying assembly 20 includes: a first operational amplifier OP1, a first resistor R1, a second resistor R2, and a third resistor R3;
The first end of the first resistor R1 is connected with the output end of the switch control assembly 10, the second end of the first resistor R1 is connected with the forward input end of the first operational amplifier OP1, the first end of the second resistor R2 is connected with the output end of the switch control assembly 10, the second end of the second resistor R2 is connected with the reverse input end of the first operational amplifier OP1, and the third resistor R3 is arranged in parallel between the forward input end and the output end of the first operational amplifier OP 1.
The first operational amplifier OP1 is a core of the signal amplifying device 20, and is responsible for amplifying signals. One end of the first resistor R1 is connected to the output terminal of the switch control assembly 10, and the other end is connected to the positive input terminal of the first operational amplifier OP 1. The first resistor R1 may be part of a voltage divider or used to form an impedance transformation network to control the amplitude of the input signal. One end of the second resistor R2 is also connected to the output terminal of the switch control assembly 10, and the other end is connected to the inverting input terminal of the first operational amplifier OP 1. In conjunction with the first resistor R1, a differential input stage may be constructed so that the amplifier can process either positive or negative signals from the switch control assembly 10. The third resistor R3 is arranged in parallel between the forward input terminal and the output terminal of the first operational amplifier OP1, and can be used for setting the closed loop gain of the amplifier. The third resistor R3 acts as a feedback element in the configuration of the closed loop gain. Because it is connected at the positive input, this means that it can be used to construct positive feedback, can be used in circuits to enhance stability, increase gain, or create an oscillating circuit.
It should be understood that in this embodiment, the signal amplifying assembly 20 may be a differential amplifying circuit capable of processing two signals of different polarities from the switch control assembly 10. When a pull-up instruction is received, the voltage is sent to the positive input end of the first operational amplifier OP1 through the first resistor R1, and a pull-up effect is generated; when a pull-down command is received, the voltage is sent to the inverting input terminal of the first operational amplifier OP1 through the second resistor R2, and a pull-down effect is generated. The gain of the first operational amplifier OP1 may be adjusted by feedback provided by the third resistor R3.
Further, in this embodiment, the circuit further includes: a filtering unit 40;
A first end of the filtering unit 40 is connected with an inverting input end of the first operational amplifier OP1, and a second end of the filtering unit 40 is grounded;
The filtering unit 40 is configured to filter a voltage input to an inverting input terminal of the first operational amplifier OP 1.
It should be noted that the filtering unit 40 may perform a certain degree of processing on the input signal to remove noise or unwanted frequency components that may exist. The filtering unit 40 may be formed of a capacitor, an inductor, or a combination thereof, thereby forming a function of attenuating a signal of a specific frequency range.
Specifically, the filtering unit 40 includes: a fifth resistor R5 and a first capacitor C1;
The first end of the fifth resistor R5 and the first end of the first capacitor C1 are connected in parallel to the inverting input end of the first operational amplifier OP1, and the second end of the fifth resistor R5 and the second end of the first capacitor C1 are grounded.
It should be noted that, the filtering unit 40 is formed by connecting the fifth resistor R5 and the first capacitor C1 in parallel, and is connected to the inverting input terminal of the first operational amplifier OP1, and then the other ends thereof are grounded, so as to form a parallel RC low-pass filter.
Further, the circuit further comprises: a second capacitor C2;
The second capacitor C2 is disposed in parallel between the positive input terminal and the output terminal of the first operational amplifier OP 1.
It should be noted that, in the operational amplifier circuit, adding a capacitor in the feedback loop helps to improve the phase margin of the circuit, thereby enhancing the system stability. The second capacitor C2 is here able to delay the influence of the output signal on the input signal, helping to avoid self-oscillation of the circuit.
Further, in the present embodiment, the switch control assembly 10 includes: a first multiplexer MUX1 and a second multiplexer MUX2;
The first input end of the first multiplexer MUX1 is connected with the power supply, the second input end of the first multiplexer MUX1 is connected with a reference power supply, the output end of the first multiplexer MUX1 is connected with the first end of the first resistor R1, the first input end of the second multiplexer MUX2 is connected with the reference power supply, the second input end of the second multiplexer MUX2 is connected with the power supply, and the output end of the second multiplexer MUX2 is connected with the first end of the second resistor R2;
the first multiplexer MUX1 and the second multiplexer MUX2 are configured to conduct connection between the first input terminal and the output terminal when a pull-up instruction is received;
The first multiplexer MUX1 and the second multiplexer MUX2 are further configured to conduct connection between the second input terminal and the output terminal when receiving a pull-down instruction.
It should be noted that, when the first multiplexer MUX1 and the second multiplexer MUX2 are configured to switch on the connection between the first input terminal and the output terminal when receiving the pull-up instruction, the signal conditioning circuit is equivalent to that shown in fig. 3, and fig. 3 is a schematic circuit diagram of a first mode in a second embodiment of the signal conditioning circuit according to the present invention. When the signal conditioning circuit works in one mode, in the normal working state, the two capacitors are equivalent to open circuits, and the input-output relationship of the circuit is as follows:
Wherein, In order to output the voltage, the voltage is,As the reference voltage, the circuit is controlled by adjusting the input voltageIs capable of pulling up the voltage and inverting the input and output, it will be appreciated that the input and output inversions can solve the problem that the ADC sample will not be fed if a negative voltage occurs in the input signal, and that by setting the reference voltageIs capable of achieving a voltage translation upwards.
It should be noted that, when the first multiplexer MUX1 and the second multiplexer MUX2 are further configured to conduct the connection between the second input terminal and the output terminal when receiving the pull-down instruction, the signal conditioning circuit is equivalent to that shown in fig. 4, and fig. 4 is a schematic circuit diagram of a second mode in a second embodiment of the signal conditioning circuit according to the present invention. When the signal conditioning circuit works in the second mode, in the normal working state, the two capacitors are equivalent to open circuits, and the input-output relationship of the circuit is as follows:
Wherein, In order to output the voltage, the voltage is,As the reference voltage, the circuit is controlled by adjusting the input voltageIs capable of pulling down the voltage and input and output in phase, and, in addition, by setting the reference voltageIs capable of achieving a voltage translation down.
Further, in order to realize that the signal conditioning circuit pulls down or pulls up the input signal according to actual requirements, in this embodiment, the circuit further includes: a voltage detection component CTRL;
the voltage detection component CTRL is respectively connected with the control ends of the first multiplexer MUX1 and the second multiplexer MUX2 and the output end of the first operational amplifier OP 1;
The voltage detection component CTRL is configured to output a pull-down instruction to the first multiplexer MUX1 and the second multiplexer MUX2 when detecting that the voltage at the output end of the first operational amplifier OP1 is equal to the positive voltage output by the power supply;
The voltage detection component CTRL is configured to output a pull-up instruction to the first multiplexer MUX1 and the second multiplexer MUX2 when detecting that the voltage at the output end of the first operational amplifier OP1 is equal to the negative voltage output by the power supply.
It should be noted that, the switching between the two modes may use a voltage detected by the voltage detecting component CTRL, if the voltage is equal to the positive voltage of the power supply of the first operational amplifier OP1, which indicates that the output is saturated in the forward direction, and the voltage detecting component CTRL will output a low-level control signal LG, and the circuit is switched to the second operation mode by the combination of the first multiplexer MUX1 and the second multiplexer MUX 2. If the voltage is equal to the negative voltage of the power supply of the first operational amplifier OP1, indicating that the output is saturated in reverse, the voltage needs to be pulled up at this time, and the voltage detecting component CTRL outputs a high-level control signal LG, and the circuit is switched to the first operation mode through the combination of the first multiplexer MUX1 and the second multiplexer MUX 2. If the voltage is between the supply voltage rails of the first operational amplifier OP1, indicating that the output is not saturated, the circuit is not required to operate, the voltage detection component CTRL will maintain the original LG signal, and the first multiplexer MUX1 and the second multiplexer MUX2 are not required to switch.
Further, in order to accurately pass the voltage of the power supply output to the first input of the first multiplexer MUX1 and the second input of the second multiplexer MUX2, the circuit further comprises: a voltage follower 30;
An input end of the voltage follower 30 is connected with an output end of the power supply, and an output end of the voltage follower 30 is connected with a first input end of the first multiplexer MUX1 and a second input end of the second multiplexer MUX 2;
The voltage follower 30 is configured to accurately transfer the voltage output by the power supply to the first input terminal of the first multiplexer MUX1 and the second input terminal of the second multiplexer MUX 2.
It should be noted that the input terminal of the voltage follower 30 is connected to the output terminal of the power supply, and the output terminal is connected to different input terminals of the two multiplexers. In the signal conditioning circuit, a stable signal is taken from the power supply and this constant signal is passed as input to the first input of the first multiplexer MUX1 and to the second input of the second multiplexer MUX 2. The voltage follower 30 ensures that the voltage of the power supply output remains unchanged during the transfer, even under different load conditions.
Specifically, the voltage follower 30 includes: a second operational amplifier OP2 and a fourth resistor R4;
The inverting input terminal of the second operational amplifier OP2 is connected to the output terminal of the power supply, the forward input terminal of the second operational amplifier OP2 is connected to the first terminal of the fourth resistor R4, the output terminal of the second operational amplifier OP2 is connected to the first input terminal of the first multiplexer MUX1 and the second input terminal of the second multiplexer MUX2, and the second terminal of the fourth resistor R4 is connected to the first input terminal of the first multiplexer MUX1 and the second input terminal of the second multiplexer MUX 2.
The second operational amplifier OP2 and the fourth resistor R4 together form a circuit of the voltage follower 30. The use of the second operational amplifier OP2 can maintain the stability of the power output voltage, the inverting input of the second operational amplifier OP2 is directly connected to the input voltage, and the forward input is connected to the output via a feedback path to equalize the voltages of the two inputs, so that the output voltage follows the input voltage. The fourth resistor R4 may function to provide a resistive voltage division or to provide a bias voltage at the non-inverting input of the second operational amplifier OP 2.
In order to achieve the above object, the present invention further provides a signal conditioning device, which includes the signal conditioning circuit described above. The specific structure of the signal conditioning circuit refers to the above embodiments, and since the signal conditioning device adopts all the technical solutions of all the embodiments, the signal conditioning circuit has at least all the beneficial effects brought by the technical solutions of the embodiments, and will not be described in detail herein.
In order to achieve the above objective, the present invention further provides a radio frequency power supply, which includes the signal conditioning circuit described above. The specific structure of the signal conditioning circuit refers to the above embodiments, and because the radio frequency power supply adopts all the technical schemes of all the embodiments, the signal conditioning circuit at least has all the beneficial effects brought by the technical schemes of the embodiments, and the details are not repeated here.
The foregoing description is only of the preferred embodiments of the present invention, and is not intended to limit the scope of the invention, but rather is intended to cover any equivalents of the structures or equivalent processes disclosed herein or in the alternative, which may be employed directly or indirectly in other related arts.
Claims (9)
1. A signal conditioning circuit, the circuit comprising: a switch control assembly and a signal amplifying assembly;
the input end of the switch control component is connected with the output end of the power supply, and the output end of the switch control component is connected with the input end of the signal amplifying component;
The switch control component is used for outputting the voltage output by the power supply to the positive input end of the signal amplifying component when receiving a pull-up instruction;
the signal amplifying assembly is used for pulling up the voltage received by the positive input end;
the switch control assembly is also used for outputting the voltage output by the power supply to the reverse input end of the signal amplifying assembly when receiving a pull-down instruction;
the signal amplifying assembly is also used for pulling down the voltage received by the reverse input end;
Wherein the signal amplification assembly comprises: the first operational amplifier, the first resistor, the second resistor and the third resistor;
The first end of the first resistor is connected with the output end of the switch control assembly, the second end of the first resistor is connected with the positive input end of the first operational amplifier, the first end of the second resistor is connected with the output end of the switch control assembly, the second end of the second resistor is connected with the negative input end of the first operational amplifier, and the third resistor is arranged between the positive input end and the output end of the first operational amplifier in parallel;
Wherein the switch control assembly comprises: a first multiplexer and a second multiplexer;
The first input end of the first multiplexer is connected with the power supply, the second input end of the first multiplexer is connected with a reference power supply, the output end of the first multiplexer is connected with the first end of the first resistor, the first input end of the second multiplexer is connected with the reference power supply, the second input end of the second multiplexer is connected with the power supply, and the output end of the second multiplexer is connected with the first end of the second resistor;
The first multiplexer and the second multiplexer are used for conducting connection between the first input end and the output end when a pull-up instruction is received;
the first multiplexer and the second multiplexer are also used for conducting connection between the second input end and the output end when receiving a pull-down instruction.
2. The signal conditioning circuit of claim 1, wherein the circuit further comprises: a voltage detection assembly;
The voltage detection component is respectively connected with the control ends of the first multiplexer and the second multiplexer and the output end of the first operational amplifier;
the voltage detection component is used for outputting a pull-down instruction to the first multiplexer and the second multiplexer when detecting that the voltage of the output end of the first operational amplifier is equal to the positive voltage output by the power supply;
The voltage detection component is used for outputting a pull-up instruction to the first multiplexer and the second multiplexer when detecting that the voltage of the output end of the first operational amplifier is equal to the negative voltage output by the power supply.
3. The signal conditioning circuit of claim 1, wherein the circuit further comprises: a voltage follower;
The input end of the voltage follower is connected with the output end of the power supply, and the output end of the voltage follower is connected with the first input end of the first multiplexer and the second input end of the second multiplexer;
The voltage follower is used for accurately transmitting the voltage output by the power supply to the first input end of the first multiplexer and the second input end of the second multiplexer.
4. The signal conditioning circuit of claim 3 wherein the voltage follower comprises: a second operational amplifier and a fourth resistor;
The reverse input end of the second operational amplifier is connected with the output end of the power supply, the forward input end of the second operational amplifier is connected with the first end of the fourth resistor, the output end of the second operational amplifier is connected with the first input end of the first multiplexer and the second input end of the second multiplexer, and the second end of the fourth resistor is connected with the first input end of the first multiplexer and the second input end of the second multiplexer.
5. The signal conditioning circuit of claim 1, wherein the circuit further comprises: a filtering unit;
The first end of the filtering unit is connected with the reverse input end of the first operational amplifier, and the second end of the filtering unit is grounded;
The filtering unit is used for filtering the voltage input to the reverse input end of the first operational amplifier.
6. The signal conditioning circuit of claim 5 wherein the filtering unit comprises: a fifth resistor and a first capacitor;
The first end of the fifth resistor and the first end of the first capacitor are connected to the reverse input end of the first operational amplifier in parallel, and the second end of the fifth resistor and the second end of the first capacitor are grounded.
7. The signal conditioning circuit of claim 1, wherein the circuit further comprises: a second capacitor;
The second capacitor is arranged in parallel between the positive input end and the output end of the first operational amplifier.
8. A signal conditioning device, characterized in that it comprises a signal conditioning circuit according to any one of claims 1 to 7.
9. A radio frequency power supply, characterized in that it comprises a signal conditioning circuit according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410226582.9A CN117833916B (en) | 2024-02-29 | 2024-02-29 | Signal conditioning circuit, device and radio frequency power supply |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410226582.9A CN117833916B (en) | 2024-02-29 | 2024-02-29 | Signal conditioning circuit, device and radio frequency power supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117833916A CN117833916A (en) | 2024-04-05 |
| CN117833916B true CN117833916B (en) | 2024-07-02 |
Family
ID=90515792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410226582.9A Active CN117833916B (en) | 2024-02-29 | 2024-02-29 | Signal conditioning circuit, device and radio frequency power supply |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117833916B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104345758A (en) * | 2013-07-26 | 2015-02-11 | 中国科学院上海微系统与信息技术研究所 | Biased amplifier circuit of superconducting quantum interference device |
| CN115833580A (en) * | 2022-11-28 | 2023-03-21 | 深圳慧能泰半导体科技有限公司 | Totem-pole bridgeless circuit and power supply module |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW481390U (en) * | 2000-12-15 | 2002-03-21 | Ind Tech Res Inst | Automatic gain adjusting circuit for analog signal |
| KR100775009B1 (en) * | 2005-08-03 | 2007-11-09 | 한국과학기술원 | Correlated Dual Sampling Circuit and CMOS Image Sensor |
| JP2014036420A (en) * | 2012-08-10 | 2014-02-24 | Toshiba Corp | Signal sampling circuit and radio receiver |
| TWI819565B (en) * | 2022-04-12 | 2023-10-21 | 瑞昱半導體股份有限公司 | Signal amplifying circuit and signal processing system and analog-to-digital converting system comprising the same |
| CN117420359A (en) * | 2022-07-11 | 2024-01-19 | 中国科学院上海技术物理研究所 | Full-dynamic-range high-precision resistance measuring structure and measuring method thereof |
| CN218918001U (en) * | 2022-07-14 | 2023-04-25 | 苏州华兴源创科技股份有限公司 | Digital adjustable power supply circuit |
| CN219302645U (en) * | 2022-11-30 | 2023-07-04 | 广东舜势测控设备有限公司 | Integrated voltage and current calibration circuit and calibration main control board |
| CN116625534A (en) * | 2023-04-18 | 2023-08-22 | 北京时代民芯科技有限公司 | A temperature sensor circuit with offset adjustment function |
| CN117544120A (en) * | 2023-11-08 | 2024-02-09 | 中国电子科技集团公司第二十四研究所 | A pulse signal regulating amplification circuit and method |
-
2024
- 2024-02-29 CN CN202410226582.9A patent/CN117833916B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104345758A (en) * | 2013-07-26 | 2015-02-11 | 中国科学院上海微系统与信息技术研究所 | Biased amplifier circuit of superconducting quantum interference device |
| CN115833580A (en) * | 2022-11-28 | 2023-03-21 | 深圳慧能泰半导体科技有限公司 | Totem-pole bridgeless circuit and power supply module |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117833916A (en) | 2024-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10763810B2 (en) | Variable gain amplifiers for communication systems | |
| AU2002211606A1 (en) | Gain linearizer for variable gain amplifiers | |
| CN113497603B (en) | Device for baseline wander correction by means of differential wander current sensing | |
| US20070211828A1 (en) | Apparatus for receiving wide-based pulse signal in communication channel using human body | |
| US6784749B1 (en) | Limiting amplifier with active inductor | |
| KR101127461B1 (en) | Highly Linear Variable Gain Amplifier | |
| CN101604962B (en) | Variable gain RF amplifier | |
| CN111865339B (en) | Transmitter, receiver and hybrid transceiver | |
| CN117833916B (en) | Signal conditioning circuit, device and radio frequency power supply | |
| KR910004058B1 (en) | Telephone with a loud speaker | |
| US12199575B2 (en) | Super source follower | |
| US6037759A (en) | Voltage regulator capable of improving system response | |
| US20040124918A1 (en) | Wideband common-mode regulation circuit | |
| US6697612B2 (en) | Receiving section of a telephone | |
| KR100694632B1 (en) | Two-way communication transceiver | |
| US5166983A (en) | Mute circuit for audio amplifiers | |
| CN101416386A (en) | High-linearity variable gain amplifier | |
| US20250007484A1 (en) | Non-linear compensation in bandpass filters | |
| CN220475742U (en) | Gain-adjustable amplifying assembly | |
| JP2568755B2 (en) | Mute circuit | |
| WO2002103898A1 (en) | Method and apparatus for voltage clamping in feedback amplifiers using resistors | |
| CN108123692B (en) | Programmable Gain Amplifier | |
| CN116840538A (en) | Current detection circuit and chip | |
| CN120601908A (en) | Analog front-end circuit | |
| EP1052831A1 (en) | A receiving section of a telephone with suppression of interference upon switching on/off |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant |