CN118431075B - Method for manufacturing semiconductor device and semiconductor device - Google Patents
Method for manufacturing semiconductor device and semiconductor device Download PDFInfo
- Publication number
- CN118431075B CN118431075B CN202410742886.0A CN202410742886A CN118431075B CN 118431075 B CN118431075 B CN 118431075B CN 202410742886 A CN202410742886 A CN 202410742886A CN 118431075 B CN118431075 B CN 118431075B
- Authority
- CN
- China
- Prior art keywords
- metal film
- semiconductor substrate
- semiconductor device
- film structure
- substrate structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本申请提供一种半导体器件的制备方法及半导体器件。所述方法包括:提供半导体衬底结构和金属薄膜结构;将所述半导体衬底结构和所述金属薄膜结构中的至少一者加热至贴合温度;将所述半导体衬底结构的部分表面与所述金属薄膜结构的部分表面相贴合;固定所述半导体衬底结构与所述金属薄膜结构的贴合状态。采用本方法制备半导体器件,可以降低半导体器件中金属薄膜的制备难度,缩短制备时间,提高制备效率,提高金属膜层的均匀性和制备纯度,进而可以提高半导体器件的良品率。
The present application provides a method for preparing a semiconductor device and a semiconductor device. The method comprises: providing a semiconductor substrate structure and a metal film structure; heating at least one of the semiconductor substrate structure and the metal film structure to a bonding temperature; bonding a portion of the surface of the semiconductor substrate structure to a portion of the surface of the metal film structure; fixing the bonding state of the semiconductor substrate structure and the metal film structure. The method is used to prepare a semiconductor device, which can reduce the difficulty of preparing a metal film in a semiconductor device, shorten the preparation time, improve the preparation efficiency, improve the uniformity and preparation purity of the metal film layer, and thus improve the yield rate of the semiconductor device.
Description
技术领域Technical Field
本申请涉及半导体器件技术领域,特别是涉及半导体器件的制备方法及半导体器件。The present application relates to the technical field of semiconductor devices, and in particular to a method for preparing a semiconductor device and a semiconductor device.
背景技术Background Art
随着半导体器件制备技术的发展和进步,对于半导体器件容量的要求逐渐增加。在实际应用中,大容量的半导体器件通常需要承载较高的电流,为降低电阻和电流密度,通常会增加半导体器件的电极厚度。With the development and progress of semiconductor device manufacturing technology, the requirements for semiconductor device capacity are gradually increasing. In practical applications, large-capacity semiconductor devices usually need to carry higher currents. In order to reduce resistance and current density, the electrode thickness of the semiconductor device is usually increased.
然而,在现有的半导体器件的制备方法中,通常会采用蒸镀、磁控溅射和电镀等方式在半导体器件的表面生长金属薄膜。但是,在生长较厚的金属膜层时,现有的制备方法耗时较长,薄膜的均匀性难以保证,且需要在制备过程中进行靶材更换,影响器件的制备效率。However, in the existing semiconductor device preparation methods, metal films are usually grown on the surface of semiconductor devices by evaporation, magnetron sputtering and electroplating. However, when growing thicker metal film layers, the existing preparation methods take a long time, the uniformity of the film is difficult to ensure, and the target material needs to be replaced during the preparation process, which affects the preparation efficiency of the device.
发明内容Summary of the invention
基于此,本申请实施例提供半导体器件的制备方法及半导体器件,可以降低半导体器件中金属薄膜的制备难度,缩短制备时间,提高制备效率,提高金属膜层的均匀性和制备纯度,进而可以提高半导体器件的良品率。Based on this, the embodiments of the present application provide a method for preparing a semiconductor device and a semiconductor device, which can reduce the difficulty of preparing a metal film in a semiconductor device, shorten the preparation time, improve the preparation efficiency, improve the uniformity and preparation purity of the metal film layer, and thereby improve the yield rate of the semiconductor device.
本申请实施例的第一方面,提供半导体器件的制备方法,包括:According to a first aspect of an embodiment of the present application, a method for preparing a semiconductor device is provided, comprising:
提供半导体衬底结构和金属薄膜结构;Providing a semiconductor substrate structure and a metal film structure;
将所述半导体衬底结构和所述金属薄膜结构中的至少一者加热至贴合温度;heating at least one of the semiconductor substrate structure and the metal thin film structure to a bonding temperature;
将所述半导体衬底结构的部分表面与所述金属薄膜结构的部分表面相贴合;Aligning a portion of the surface of the semiconductor substrate structure with a portion of the surface of the metal film structure;
固定所述半导体衬底结构与所述金属薄膜结构的贴合状态。The bonding state between the semiconductor substrate structure and the metal film structure is fixed.
在其中一个实施例中,所述将所述半导体衬底结构和所述金属薄膜结构中的至少一者加热至贴合温度,包括:In one embodiment, heating at least one of the semiconductor substrate structure and the metal film structure to a bonding temperature comprises:
将所述半导体衬底结构加热至所述贴合温度,以使所述金属薄膜结构在所述贴合温度下达到可延展的状态。The semiconductor substrate structure is heated to the bonding temperature so that the metal film structure reaches a ductile state at the bonding temperature.
在其中一个实施例中,所述贴合温度与所述金属薄膜结构的熔点和所述金属薄膜结构的软化温度相关。In one embodiment, the bonding temperature is related to the melting point of the metal film structure and the softening temperature of the metal film structure.
在其中一个实施例中,在所述将所述半导体衬底结构和所述金属薄膜结构中的至少一者加热至贴合温度的步骤之前,还包括:In one embodiment, before the step of heating at least one of the semiconductor substrate structure and the metal film structure to the bonding temperature, the method further includes:
将所述半导体衬底结构和所述金属薄膜结构放置于真空环境中。The semiconductor substrate structure and the metal film structure are placed in a vacuum environment.
在其中一个实施例中,所述提供半导体衬底结构和金属薄膜结构,包括:In one embodiment, providing a semiconductor substrate structure and a metal film structure includes:
提供半导体衬底和金属膜层;Providing a semiconductor substrate and a metal film layer;
刻蚀所述半导体衬底,以得到所述半导体衬底结构;Etching the semiconductor substrate to obtain the semiconductor substrate structure;
于所述半导体衬底结构和所述金属膜层的表面形成对准标记;forming alignment marks on the surfaces of the semiconductor substrate structure and the metal film layer;
对所述金属膜层进行图形化处理,以得到所述金属薄膜结构;Performing a patterning process on the metal film layer to obtain the metal film structure;
所述将所述半导体衬底结构的部分表面与所述金属薄膜结构的部分表面相贴合,包括:The step of laminating a portion of the surface of the semiconductor substrate structure with a portion of the surface of the metal film structure comprises:
根据所述对准标记,将所述半导体衬底结构和所述金属薄膜结构对准设置。The semiconductor substrate structure and the metal film structure are aligned and arranged according to the alignment mark.
在其中一个实施例中,所述半导体器件的制备方法还包括:In one embodiment, the method for preparing the semiconductor device further includes:
对贴合后的所述金属薄膜结构进行表面清洗;Cleaning the surface of the metal film structure after bonding;
对清洗后的所述金属薄膜结构进行图形化处理。The cleaned metal film structure is patterned.
在其中一个实施例中,在所述将所述半导体衬底结构和所述金属薄膜结构中的至少一者加热至贴合温度的步骤之前,还包括:In one embodiment, before the step of heating at least one of the semiconductor substrate structure and the metal film structure to the bonding temperature, the method further includes:
对所述半导体衬底结构和所述金属薄膜结构进行表面清洗。The semiconductor substrate structure and the metal film structure are surface cleaned.
在其中一个实施例中,所述半导体器件的制备方法,还包括:In one embodiment, the method for preparing the semiconductor device further includes:
对贴合的所述半导体器件进行表面清洗;Cleaning the surface of the bonded semiconductor device;
对清洗后的所述半导体器件进行退火处理。The cleaned semiconductor device is annealed.
在其中一个实施例中,所述固定所述半导体衬底结构与所述金属薄膜结构的贴合状态,包括:In one embodiment, fixing the bonding state between the semiconductor substrate structure and the metal film structure includes:
对贴合后的所述半导体衬底结构与所述金属薄膜结构进行冷却;和/或,Cooling the bonded semiconductor substrate structure and the metal film structure; and/or,
对贴合后的所述半导体衬底结构与所述金属薄膜结构施加压力。Applying pressure to the bonded semiconductor substrate structure and the metal film structure.
本申请实施例的第二方面,提供半导体器件,采用如上述第一方面中任一种所述的半导体器件的制备方法制备而成。According to a second aspect of an embodiment of the present application, a semiconductor device is provided, which is manufactured using the method for manufacturing a semiconductor device as described in any one of the first aspects above.
在其中一个实施例中,所述半导体器件的金属薄膜结构包括单层金属膜层;或,In one embodiment, the metal film structure of the semiconductor device includes a single metal film layer; or,
所述半导体器件的金属薄膜结构包括多层金属膜层;The metal film structure of the semiconductor device includes multiple metal film layers;
其中,所述金属膜层包括图形化的金属结构。Wherein, the metal film layer includes a patterned metal structure.
本申请实施例提供的半导体器件的制备方法,通过预先形成半导体衬底结构和金属薄膜结构,可以提高金属薄膜结构的均匀性和制备纯度,通过加热半导体衬底结构和金属薄膜结构,使得金属薄膜结构达到可延展状态,以使得金属薄膜结构能够与半导体衬底结构相贴合,从而通过固定二者的贴合状态形成带有金属膜层的半导体器件。因此,通过上述方法可以降低半导体器件中金属薄膜的制备难度,缩短制备时间,提高制备效率,提高金属膜层的均匀性和制备纯度,从而可以改善半导体器件的阻性寄生参数,可以提高半导体器件的可靠性和稳定性,进而可以提高半导体器件的良品率。The method for preparing a semiconductor device provided in an embodiment of the present application can improve the uniformity and preparation purity of the metal film structure by pre-forming a semiconductor substrate structure and a metal film structure, and can make the metal film structure reach a ductile state by heating the semiconductor substrate structure and the metal film structure, so that the metal film structure can be bonded to the semiconductor substrate structure, thereby forming a semiconductor device with a metal film layer by fixing the bonding state of the two. Therefore, the above method can reduce the difficulty of preparing the metal film in the semiconductor device, shorten the preparation time, improve the preparation efficiency, improve the uniformity and preparation purity of the metal film layer, thereby improving the resistive parasitic parameters of the semiconductor device, improving the reliability and stability of the semiconductor device, and further improving the yield rate of the semiconductor device.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
为了更清楚地说明本申请实施例或相关技术中的技术方案,下面将对本申请实施例或相关技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他相关的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present application or related technologies, the drawings required for use in the embodiments of the present application or related technical descriptions will be briefly introduced below. Obviously, the drawings described below are only some embodiments of the present application. For ordinary technicians in this field, other related drawings can be obtained based on these drawings without paying creative work.
图1为本申请实施例提供的一种半导体器件的制备方法的示意性流程图;FIG1 is a schematic flow chart of a method for preparing a semiconductor device provided in an embodiment of the present application;
图2为本申请实施例提供的一种半导体器件的制备方法中提供半导体衬底结构和金属薄膜结构的步骤的示意性流程图;FIG2 is a schematic flow chart of the steps of providing a semiconductor substrate structure and a metal film structure in a method for preparing a semiconductor device provided in an embodiment of the present application;
图3为本申请实施例提供的一种半导体器件的制备方法所得形成有对准标记的半导体衬底结构的示意性结构图;3 is a schematic structural diagram of a semiconductor substrate structure having an alignment mark formed thereon obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图4为本申请实施例提供的一种半导体器件的制备方法所得形成有对准标记的金属膜层的示意性结构图;FIG4 is a schematic structural diagram of a metal film layer formed with an alignment mark obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图5为本申请实施例提供的一种半导体器件的制备方法所得形成有对准标记的金属薄膜结构的示意性结构图;FIG5 is a schematic structural diagram of a metal film structure having an alignment mark formed thereon obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图6为本申请实施例提供的一种半导体器件的制备方法所得贴合状态下的半导体器件的示意性俯视结构图;FIG6 is a schematic top view of a semiconductor device in a bonded state obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图7为本申请实施例提供的一种半导体器件的制备方法所得半导体器件的示意性结构图;FIG7 is a schematic structural diagram of a semiconductor device obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图8为本申请实施例提供的一种半导体器件的制备方法提供的半导体衬底结构和金属薄膜结构的示意性结构图;8 is a schematic structural diagram of a semiconductor substrate structure and a metal film structure provided by a method for preparing a semiconductor device provided in an embodiment of the present application;
图9为本申请实施例提供的一种半导体器件的制备方法提供的一种贴合状态下的半导体衬底结构和金属薄膜结构的示意性结构图;9 is a schematic structural diagram of a semiconductor substrate structure and a metal film structure in a bonded state provided by a method for preparing a semiconductor device provided in an embodiment of the present application;
图10为本申请实施例提供的一种半导体器件的制备方法于金属薄膜结构表面设置光刻胶所得结构的的示意性结构图;FIG10 is a schematic structural diagram of a structure obtained by disposing a photoresist on the surface of a metal film structure in a method for preparing a semiconductor device provided in an embodiment of the present application;
图11为本申请实施例提供的一种半导体器件的制备方法所得图形化的金属薄膜结构的示意性结构图;FIG11 is a schematic structural diagram of a patterned metal film structure obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图12为本申请实施例提供的一种半导体器件的制备方法所得一种合金结构的示意性结构图;FIG12 is a schematic structural diagram of an alloy structure obtained by a method for preparing a semiconductor device provided in an embodiment of the present application;
图13为本申请实施例提供的一种半导体器件的制备方法提供的半导体衬底结构和金属膜层的示意性结构图;FIG13 is a schematic structural diagram of a semiconductor substrate structure and a metal film layer provided by a method for preparing a semiconductor device provided in an embodiment of the present application;
图14为本申请实施例提供的一种半导体器件的制备方法对金属膜层图形化所得的金属薄膜结构的示意性结构图;FIG14 is a schematic structural diagram of a metal thin film structure obtained by patterning a metal film layer in a method for preparing a semiconductor device provided in an embodiment of the present application;
图15为本申请实施例提供的一种半导体器件的制备方法提供的另一种贴合状态下的半导体衬底结构和金属薄膜结构的示意性结构图;15 is a schematic structural diagram of a semiconductor substrate structure and a metal film structure in another bonding state provided by a method for preparing a semiconductor device provided in an embodiment of the present application;
图16为本申请实施例提供的一种半导体器件的示意性结构图。FIG. 16 is a schematic structural diagram of a semiconductor device provided in an embodiment of the present application.
附图标记说明:Description of reference numerals:
100-半导体衬底结构,101-第一对准标记,102-第二对准标记,110-台阶结构,200-金属薄膜结构,201-金属膜层,202-图形化后的金属薄膜结构,300-合金结构,400-光刻胶。100 - semiconductor substrate structure, 101 - first alignment mark, 102 - second alignment mark, 110 - step structure, 200 - metal film structure, 201 - metal film layer, 202 - patterned metal film structure, 300 - alloy structure, 400 - photoresist.
具体实施方式DETAILED DESCRIPTION
为了便于理解本申请,下面将参照相关附图对本申请进行更全面的描述。附图中给出了本申请的实施例。但是,本申请可以以许多不同的形式来实现,并不限于本文所描述的实施例。相反地,提供这些实施例的目的是使本申请的公开内容更加透彻全面。In order to facilitate understanding of the present application, the present application will be described more fully below with reference to the relevant drawings. Embodiments of the present application are provided in the drawings. However, the present application can be implemented in many different forms and is not limited to the embodiments described herein. On the contrary, the purpose of providing these embodiments is to make the disclosure of the present application more thorough and comprehensive.
除非另有定义,本文所使用的所有的技术和科学术语与属于本申请的技术领域的技术人员通常理解的含义相同。本文中在本申请的说明书中所使用的术语只是为了描述具体的实施例的目的,不是旨在于限制本申请。Unless otherwise defined, all technical and scientific terms used herein have the same meaning as those commonly understood by those skilled in the art to which this application belongs. The terms used herein in the specification of this application are only for the purpose of describing specific embodiments and are not intended to limit this application.
应当明白,当元件或层被称为“在...上”、“与...相邻”、“连接到”或“耦合到”其它元件或层时,其可以直接地在其它元件或层上、与之相邻、连接或耦合到其它元件或层,或者可以存在居间的元件或层。相反,当元件被称为“直接在...上”、“与...直接相邻”、“直接连接到”或“直接耦合到”其它元件或层时,则不存在居间的元件或层。应当明白,尽管可使用术语第一、 第二、第三等描述各种元件、部件、区、层、掺杂类型和/或部分,这些元件、部件、区、层、掺杂类型和/或部分不应当被这些术语限制。这些术语仅仅用来区分一个元件、部件、区、层、掺杂类型或部分与另一个元件、部件、区、层、掺杂类型或部分。因此,在不脱离本发明教导之下,下面讨论的第一元件、部件、区、层、掺杂类型或部分可表示为第二元件、部件、区、层或部分;举例来说,可以将第一掺杂类型成为第二掺杂类型,且类似地,可以将第二掺杂类型成为第一掺杂类型;第一掺杂类型与第二掺杂类型为不同的掺杂类型,譬如,第一掺杂类型可以为P型且第二掺杂类型可以为N型,或第一掺杂类型可以为N型且第二掺杂类型可以为P型。It should be understood that when an element or layer is referred to as "on ...", "adjacent to ...", "connected to" or "coupled to" other elements or layers, it can be directly on, adjacent to, connected to or coupled to other elements or layers, or there can be intervening elements or layers. On the contrary, when an element is referred to as "directly on ...", "directly adjacent to ...", "directly connected to" or "directly coupled to" other elements or layers, there are no intervening elements or layers. It should be understood that although the terms first, second, third, etc. can be used to describe various elements, components, regions, layers, doping types and/or parts, these elements, components, regions, layers, doping types and/or parts should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer, doping type or part from another element, component, region, layer, doping type or part. Therefore, without departing from the teachings of the present invention, the first element, component, region, layer, doping type or portion discussed below may be represented as a second element, component, region, layer or portion; for example, the first doping type may be referred to as the second doping type, and similarly, the second doping type may be referred to as the first doping type; the first doping type and the second doping type are different doping types, for example, the first doping type may be P-type and the second doping type may be N-type, or the first doping type may be N-type and the second doping type may be P-type.
空间关系术语例如“在...下”、“在...下面”、“下面的”、“在...之下”、“在...之上”、“上面的”等,在这里可以用于描述图中所示的一个元件或特征与其它元件或特征的关系。应当明白,除了图中所示的取向以外,空间关系术语还包括使用和操作中的器件的不同取向。例如,如果附图中的器件翻转,描述为“在其它元件下面”或“在其之下”或“在其下”元件或特征将取向为在其它元件或特征“上”。因此,示例性术语“在...下面”和“在...下”可包括上和下两个取向。此外,器件也可以包括另外地取向(譬如,旋转90度或其它取向),并且在此使用的空间描述语相应地被解释。Spatially relative terms such as "under," "beneath," "below," "under," "above," "above," and the like may be used herein to describe the relationship of an element or feature shown in the figures to other elements or features. It should be understood that, in addition to the orientations shown in the figures, spatially relative terms also include different orientations of the device in use and operation. For example, if the device in the accompanying drawings is flipped, an element or feature described as "under other elements" or "under it" or "under it" will be oriented as being "above" the other elements or features. Thus, the exemplary terms "under" and "under" may include both upper and lower orientations. In addition, the device may also include additional orientations (e.g., rotated 90 degrees or other orientations), and the spatial descriptors used herein are interpreted accordingly.
在此使用时,单数形式的“一”、“一个”和“/该”也可以包括复数形式,除非上下文清楚指出另外的方式。还应当理解的是,术语“包括/包含”或“具有”等指定所陈述的特征、整体、步骤、操作、组件、部分或它们的组合的存在,但是不排除存在或添加一个或更多个其他特征、整体、步骤、操作、组件、部分或它们的组合的可能性。同时,在本说明书中,术语“和/或”包括相关所列项目的任何及所有组合。When used herein, the singular forms "a", "an" and "/the" may also include the plural forms, unless the context clearly indicates otherwise. It should also be understood that the terms "include/comprise" or "have" and the like specify the presence of stated features, wholes, steps, operations, components, parts or combinations thereof, but do not exclude the possibility of the presence or addition of one or more other features, wholes, steps, operations, components, parts or combinations thereof. At the same time, in this specification, the term "and/or" includes any and all combinations of the relevant listed items.
需要说明的是,在现有的半导体器件的制备方法中,通常会采用蒸镀、磁控溅射和电镀等方式在半导体器件的表面生长金属薄膜。但是,在生长较厚的金属膜层时,现有的制备方法耗时较长,薄膜的均匀性难以保证,且需要在制备过程中进行靶材更换,影响器件的制备效率。此外,生长过程中的金属薄膜容易被氧化,长时间的生长过程会进一步影响成膜质量,甚至会造成半导体器件失效,影响半导体器件的良品率。It should be noted that in the existing methods for preparing semiconductor devices, metal films are usually grown on the surface of semiconductor devices by methods such as evaporation, magnetron sputtering and electroplating. However, when growing thicker metal film layers, the existing preparation methods take a long time, the uniformity of the film is difficult to ensure, and the target material needs to be replaced during the preparation process, which affects the preparation efficiency of the device. In addition, the metal film is easily oxidized during the growth process, and the long growth process will further affect the film quality, and may even cause the semiconductor device to fail, affecting the yield rate of the semiconductor device.
图1为本申请实施例提供的一种半导体器件的制备方法的示意性流程图。如图1所示,本申请实施例的第一方面,提供一种半导体器件的制备方法,包括:FIG1 is a schematic flow chart of a method for preparing a semiconductor device provided in an embodiment of the present application. As shown in FIG1 , in a first aspect of an embodiment of the present application, a method for preparing a semiconductor device is provided, comprising:
步骤S110,提供半导体衬底结构和金属薄膜结构。Step S110, providing a semiconductor substrate structure and a metal film structure.
示例性的,半导体衬底结构的材料可以包括硅、氮化硅、镓化合物等。半导体衬底结构的尺寸可以为两英寸、四英寸、六英寸和八英寸等。金属薄膜结构的材料可以包括导电性能良好的金属材料,例如,金、银、铜、铝等。金属薄膜结构的厚度范围可以为0.5μm至50μm,厚度均匀性的百分比范围可以为0至5%,金属纯度大于99.99%。Exemplarily, the material of the semiconductor substrate structure may include silicon, silicon nitride, gallium compounds, etc. The size of the semiconductor substrate structure may be two inches, four inches, six inches, eight inches, etc. The material of the metal film structure may include a metal material with good electrical conductivity, such as gold, silver, copper, aluminum, etc. The thickness of the metal film structure may range from 0.5 μm to 50 μm, the percentage of thickness uniformity may range from 0 to 5%, and the metal purity may be greater than 99.99%.
示例性的,可以通过湿法刻蚀、超声清洗、去污、表面平坦化、机械化学打磨、抛光等工艺对半导体衬底结构和金属薄膜结构进行表面处理。For example, the semiconductor substrate structure and the metal film structure may be surface treated by wet etching, ultrasonic cleaning, decontamination, surface planarization, mechanical chemical grinding, polishing, and the like.
步骤S120,将半导体衬底结构和金属薄膜结构中的至少一者加热至贴合温度。In step S120 , at least one of the semiconductor substrate structure and the metal film structure is heated to a bonding temperature.
示例性的,可以同时对半导体衬底结构和金属薄膜结构进行加热,以缩短加热时间,提高半导体器件的制备效率。Exemplarily, the semiconductor substrate structure and the metal film structure may be heated simultaneously to shorten the heating time and improve the manufacturing efficiency of the semiconductor device.
步骤S130,将半导体衬底结构的部分表面与金属薄膜结构的部分表面相贴合。Step S130 , bonding a portion of the surface of the semiconductor substrate structure to a portion of the surface of the metal film structure.
示例性的,可以通过静电吸附、强磁吸附等吸附方式实现半导体衬底结构与金属薄膜结构的表面贴合。For example, the surface bonding between the semiconductor substrate structure and the metal film structure can be achieved by adsorption methods such as electrostatic adsorption and strong magnetic adsorption.
步骤S140,固定半导体衬底结构与金属薄膜结构的贴合状态。Step S140, fixing the bonding state between the semiconductor substrate structure and the metal film structure.
示例性的,在贴合状态固定后,可以对金属薄膜结构进行图形化,以形成金属电极。可以对金属薄膜结构远离半导体衬底结构一侧的表面进行光刻胶涂覆,然后对光刻胶进行曝光和显影,实现对光刻胶的图形化处理。可以通过电子束曝光、刻蚀、离子束切割、激光刻蚀等工艺对金属薄膜结构进行图形化,以根据图形化处理后的光刻胶形成对应的金属薄膜结构的图案。在完成金属薄膜结构的图形化后,可以对半导体器件进行清洗处理,以去除图形化过程中形成的多余产物,并去除光刻胶残留。Exemplarily, after being fixed in the bonding state, the metal film structure can be patterned to form a metal electrode. The surface of the metal film structure away from the semiconductor substrate structure can be coated with photoresist, and then the photoresist is exposed and developed to achieve the patterning of the photoresist. The metal film structure can be patterned by electron beam exposure, etching, ion beam cutting, laser etching and other processes to form a pattern of the corresponding metal film structure according to the patterned photoresist. After the patterning of the metal film structure is completed, the semiconductor device can be cleaned to remove the excess products formed during the patterning process and remove the photoresist residue.
本申请实施例提供的半导体器件的制备方法,通过预先形成半导体衬底结构和金属薄膜结构,可以提高金属薄膜结构的均匀性和制备纯度,通过加热半导体衬底结构和金属薄膜结构,使得金属薄膜结构达到可延展状态,以使得金属薄膜结构能够与半导体衬底结构相贴合,从而通过固定二者的贴合状态形成带有金属膜层的半导体器件。因此,通过上述方法可以降低半导体器件中金属薄膜的制备难度,缩短制备时间,提高制备效率,提高金属膜层的均匀性和制备纯度,从而可以改善半导体器件的阻性寄生参数,可以提高半导体器件的可靠性和稳定性,进而可以提高半导体器件的良品率。The method for preparing a semiconductor device provided in an embodiment of the present application can improve the uniformity and preparation purity of the metal film structure by pre-forming a semiconductor substrate structure and a metal film structure, and can make the metal film structure reach a ductile state by heating the semiconductor substrate structure and the metal film structure, so that the metal film structure can be bonded to the semiconductor substrate structure, thereby forming a semiconductor device with a metal film layer by fixing the bonding state of the two. Therefore, the above method can reduce the difficulty of preparing the metal film in the semiconductor device, shorten the preparation time, improve the preparation efficiency, improve the uniformity and preparation purity of the metal film layer, thereby improving the resistive parasitic parameters of the semiconductor device, improving the reliability and stability of the semiconductor device, and further improving the yield rate of the semiconductor device.
在一些可行的实施方式中,将半导体衬底结构和金属薄膜结构中的至少一者加热至贴合温度,包括:将半导体衬底结构加热至贴合温度,以使金属薄膜结构在贴合温度下达到可延展的状态。In some feasible embodiments, heating at least one of the semiconductor substrate structure and the metal film structure to a bonding temperature includes: heating the semiconductor substrate structure to the bonding temperature so that the metal film structure reaches a ductile state at the bonding temperature.
需要说明的是,金属薄膜结构的可延展的状态是指,在对金属进行加热后,可以使得金属薄膜沿平行于金属薄膜延伸表面的方向上发生延展的状态。其中,可以通过施加垂直于金属薄膜表面的力使得金属薄膜均匀延展,也可以仅通过对金属薄膜进行加热,使得金属薄膜热膨胀。It should be noted that the ductile state of the metal film structure refers to the state in which the metal film can be extended in a direction parallel to the extended surface of the metal film after the metal is heated. The metal film can be uniformly extended by applying a force perpendicular to the surface of the metal film, or the metal film can be thermally expanded by simply heating the metal film.
需要说明的是,加热后的金属薄膜结构具有一定的延展性。但是直接对金属薄膜结构进行加热,加热后的金属薄膜结构容易产生褶皱。同时,在转移金属薄膜结构的过程中,加热后的金属薄膜结构可能进一步形成褶皱或发生部分粘连。此外,在贴合状态固定阶段,对金属薄膜结构进行冷却或加压均可能会导致金属薄膜结构进一步形变,例如,金属薄膜结构可能出现热胀冷缩现象,或在加压后进一步延展,从而会导致金属薄膜结构的表面均匀性和制备厚度与实际情况出现偏差,影响半导体器件的良品率。It should be noted that the heated metal film structure has a certain ductility. However, if the metal film structure is directly heated, the heated metal film structure is prone to wrinkles. At the same time, in the process of transferring the metal film structure, the heated metal film structure may further form wrinkles or partially adhere. In addition, in the stage of fixing the bonding state, cooling or pressurizing the metal film structure may cause further deformation of the metal film structure. For example, the metal film structure may expand and contract due to heat, or further extend after pressurization, which will cause the surface uniformity and preparation thickness of the metal film structure to deviate from the actual situation, affecting the yield rate of semiconductor devices.
需要说明的是,半导体材料的熔点通常高于金属材料的熔点。因此,在将半导体材料加热至贴合温度的条件下,半导体材料不会发生形变。It should be noted that the melting point of semiconductor materials is usually higher than that of metal materials. Therefore, when the semiconductor material is heated to the bonding temperature, the semiconductor material will not deform.
示例性的,在金属薄膜结构为铝结构的情况下,贴合温度的范围可以为200℃至400℃,例如,200℃、300℃和400℃等。For example, when the metal film structure is an aluminum structure, the lamination temperature may range from 200° C. to 400° C., for example, 200° C., 300° C., and 400° C., etc.
示例性的,可以将金属薄膜结构加热至预设温度,其中,预设温度低于贴合温度,金属薄膜结构在预设结构下不会达到可延展的状态。通过对金属薄膜结构进行预加热,可以在金属薄膜结构未产生延展的情况下,可以避免金属薄膜结构在贴合步骤前发生褶皱或粘连,还可以减少金属薄膜结构贴合所需吸收的热量,进一步可以缩短贴合步骤所需的时间,提高半导体器件的制备方法的制备效率。Exemplarily, the metal film structure can be heated to a preset temperature, wherein the preset temperature is lower than the bonding temperature, and the metal film structure will not reach a ductile state under the preset structure. By preheating the metal film structure, wrinkles or adhesions of the metal film structure can be avoided before the bonding step when the metal film structure is not stretched, and the amount of heat absorbed by the metal film structure for bonding can be reduced, and the time required for the bonding step can be further shortened, thereby improving the manufacturing efficiency of the semiconductor device manufacturing method.
示例性的,在金属薄膜结构与半导体衬底结构的贴合出现不良,例如褶皱、粘连或产生贴合空隙等的情况下,可以通过对金属薄膜结构和半导体衬底结构中的一者进行加压,以提高半导体器件的贴合效果,也可以在贴合状态固定后,对不良位置进行去除。For example, when the metal film structure and the semiconductor substrate structure have poor bonding, such as wrinkles, adhesion, or bonding gaps, the bonding effect of the semiconductor device can be improved by applying pressure to one of the metal film structure and the semiconductor substrate structure, or the poor position can be removed after the bonding state is fixed.
本申请实施例提供的半导体器件的制备方法,通过对半导体衬底结构进行加热,可以在保持半导体衬底结构的表面形貌的情况下,在半导体衬底结构与金属薄膜结构相接触的同时,通过半导体衬底结构向金属薄膜结构进行热量传递,使得靠近半导体衬底结构一侧的金属薄膜结构表面达到可延展状态,进而可以根据金属薄膜结构与半导体衬底结构之间的位置关系,使得金属薄膜结构直接与半导体衬底结构贴合,便于对金属薄膜结构和半导体衬底结构进行定位对准,可以提高贴合过程中的稳定性和贴合精度,还可以避免固定结束后,对半导体器件进行大幅度打磨,从而可以可以降低制备过程中的损耗。此外,还可以避免金属薄膜结构加热后出现褶皱或粘连,避免贴合过程中半导体衬底结构与金属薄膜结构之间出现空隙,避免固定过程中金属薄膜结构发生进一步形变,所以可以提高半导体器件的可靠性和稳定性,改善半导体器件的表面形貌,提高半导体器件的良品率。The method for preparing a semiconductor device provided in an embodiment of the present application, by heating the semiconductor substrate structure, can transfer heat to the metal film structure through the semiconductor substrate structure while the semiconductor substrate structure is in contact with the metal film structure while maintaining the surface morphology of the semiconductor substrate structure, so that the surface of the metal film structure close to the semiconductor substrate structure reaches a ductile state, and then the metal film structure can be directly bonded to the semiconductor substrate structure according to the positional relationship between the metal film structure and the semiconductor substrate structure, so as to facilitate the positioning and alignment of the metal film structure and the semiconductor substrate structure, and improve the stability and bonding accuracy during the bonding process, and avoid large-scale grinding of the semiconductor device after the fixing is completed, so as to reduce the loss during the preparation process. In addition, wrinkles or adhesion of the metal film structure after heating can be avoided, gaps between the semiconductor substrate structure and the metal film structure can be avoided during the bonding process, and further deformation of the metal film structure can be avoided during the fixing process, so the reliability and stability of the semiconductor device can be improved, the surface morphology of the semiconductor device can be improved, and the yield rate of the semiconductor device can be improved.
在一些可行的实施方式中,贴合温度与金属薄膜结构的熔点和金属薄膜结构的软化温度相关。In some feasible implementations, the bonding temperature is related to the melting point of the metal film structure and the softening temperature of the metal film structure.
示例性的,贴合温度还与半导体衬底结构的材料、金属薄膜结构的材料、半导体衬底结构与金属薄膜结构贴合所需的接合强度,以及半导体器件的制备要求相关。Exemplarily, the bonding temperature is also related to the material of the semiconductor substrate structure, the material of the metal film structure, the bonding strength required for bonding the semiconductor substrate structure and the metal film structure, and the preparation requirements of the semiconductor device.
示例性的,贴合温度可以位于金属薄膜结构的熔点与软化温度之间。Exemplarily, the bonding temperature may be between the melting point and the softening temperature of the metal film structure.
本申请实施例提供的半导体器件制备方法,通过金属薄膜结构的熔点与软化温度确定贴合温度,可以使得金属薄膜结构达到可延展状态,同时可以避免金属薄膜结构熔化,重新冷却成膜导致表面形貌质量过低,从而可以改善半导体器件的表面形貌,提高金属薄膜结构与半导体衬底结构之间的贴合质量,缩短加热阶段和固定阶段所需的时间,提高半导体器件的制备效率和良品率。The semiconductor device preparation method provided in the embodiment of the present application determines the bonding temperature by using the melting point and softening temperature of the metal film structure, so that the metal film structure can reach a ductile state, and at the same time, it can avoid the melting of the metal film structure and the re-cooling of the film, which leads to too low surface morphology quality. Therefore, the surface morphology of the semiconductor device can be improved, the bonding quality between the metal film structure and the semiconductor substrate structure can be improved, the time required for the heating stage and the fixing stage can be shortened, and the preparation efficiency and yield rate of the semiconductor device can be improved.
在一些可行的实施方式中,在将半导体衬底结构和金属薄膜结构中的至少一者加热至贴合温度的步骤之前,还包括:将半导体衬底结构和金属薄膜结构放置于真空环境中。In some feasible implementations, before the step of heating at least one of the semiconductor substrate structure and the metal film structure to the bonding temperature, the method further includes: placing the semiconductor substrate structure and the metal film structure in a vacuum environment.
示例性的,可以将需要半导体衬底结构放置于真空吸附平台上,通过真空泵将环境抽成真空状态,其中,真空环境内的气压低于10-5Pa。For example, the desired semiconductor substrate structure may be placed on a vacuum adsorption platform, and the environment may be evacuated to a vacuum state by a vacuum pump, wherein the air pressure in the vacuum environment is lower than 10 -5 Pa.
本申请实施例提供的半导体器件的制备方法,通过在真空环境下完成加热、贴合和固定的制备流程,可以利用真空环境的环境压力,提高半导体衬底结构与金属薄膜结构之间的吸附力,从而可以提高半导体衬底结构与金属薄膜结构在贴合过程中的稳定性,避免贴合过程中二者发生相对位移,影响贴合效果。同时,真空环境可以进一步防止其他气体或外部水汽在高温条件与半导体衬底结构和金属薄膜结构发生反应,进而可以提高半导体衬底结构和金属薄膜结构的纯度,提高半导体器件的制备质量和良品率。The method for preparing a semiconductor device provided in the embodiment of the present application can improve the adsorption force between the semiconductor substrate structure and the metal film structure by completing the preparation process of heating, bonding and fixing in a vacuum environment, thereby utilizing the environmental pressure of the vacuum environment to improve the stability of the semiconductor substrate structure and the metal film structure during the bonding process, and avoid relative displacement between the two during the bonding process, which affects the bonding effect. At the same time, the vacuum environment can further prevent other gases or external water vapor from reacting with the semiconductor substrate structure and the metal film structure under high temperature conditions, thereby improving the purity of the semiconductor substrate structure and the metal film structure, and improving the preparation quality and yield rate of semiconductor devices.
图2为本申请实施例提供的一种半导体器件的制备方法中提供半导体衬底结构和金属薄膜结构的步骤的示意性流程图。如图2所示,在一些可行的实施方式中,提供半导体衬底结构和金属薄膜结构,包括:FIG2 is a schematic flow chart of the steps of providing a semiconductor substrate structure and a metal film structure in a method for preparing a semiconductor device provided in an embodiment of the present application. As shown in FIG2, in some feasible implementations, providing a semiconductor substrate structure and a metal film structure includes:
步骤S210,提供半导体衬底和金属膜层。Step S210, providing a semiconductor substrate and a metal film layer.
示例性的,对于表面形成有一定特殊结构、非平面结构的半导体衬底结构,通常需要对具有一定厚度的半导体衬底进行刻蚀后得到。为了提高半导体衬底结构与金属薄膜结构之间的贴合效果,以及为了满足制备需求,通常会根据半导体衬底结构贴合表面的表面形貌,形成金属薄膜结构贴合表面的表面形貌,所以可以通过对金属膜层进行刻蚀以得到金属薄膜结构。半导体衬底的厚度通常大于或等于半导体衬底结构的最大厚度,金属膜层的厚度通常大于或等于金属薄膜结构的最大厚度。For example, for a semiconductor substrate structure with a certain special structure or non-planar structure formed on the surface, it is usually necessary to etch a semiconductor substrate with a certain thickness to obtain it. In order to improve the bonding effect between the semiconductor substrate structure and the metal film structure, and to meet the preparation requirements, the surface morphology of the bonding surface of the metal film structure is usually formed according to the surface morphology of the bonding surface of the semiconductor substrate structure, so the metal film layer can be etched to obtain the metal film structure. The thickness of the semiconductor substrate is usually greater than or equal to the maximum thickness of the semiconductor substrate structure, and the thickness of the metal film layer is usually greater than or equal to the maximum thickness of the metal film structure.
步骤S220,刻蚀半导体衬底,以得到半导体衬底结构。Step S220: etching the semiconductor substrate to obtain a semiconductor substrate structure.
如图3所示,半导体衬底结构100具有台阶结构110。As shown in FIG. 3 , the semiconductor substrate structure 100 has a stepped structure 110 .
示例性的,可以通过干法刻蚀、湿法刻蚀等刻蚀工艺对半导体衬底进行刻蚀,以形成满足半导体器件尺寸需求的半导体衬底结构。For example, the semiconductor substrate may be etched by dry etching, wet etching or other etching processes to form a semiconductor substrate structure that meets the size requirements of the semiconductor device.
步骤S230,于半导体衬底结构和金属膜层的表面形成对准标记。In step S230 , alignment marks are formed on the surfaces of the semiconductor substrate structure and the metal film layer.
如图3和图4所示,半导体衬底结构100的表面形成有第一对准标记101,金属膜层201的表面形成有第二对准标记102,第一对准标记101与第二对准标记102一一对应。As shown in FIG. 3 and FIG. 4 , a first alignment mark 101 is formed on the surface of the semiconductor substrate structure 100 , and a second alignment mark 102 is formed on the surface of the metal film layer 201 . The first alignment mark 101 corresponds to the second alignment mark 102 one by one.
示例性的,可以通过激光打标、离子束刻蚀等工艺在半导体衬底结构与金属薄膜结构的贴合表面分别形成对准标记。For example, alignment marks may be formed on the bonding surfaces of the semiconductor substrate structure and the metal film structure respectively by laser marking, ion beam etching or other processes.
步骤S240,对金属膜层进行图形化处理,以得到金属薄膜结构。Step S240, performing patterning on the metal film layer to obtain a metal thin film structure.
如图5所示,对金属膜层201进行图形化处理,形成与台阶结构110对应的金属薄膜结构200。As shown in FIG. 5 , the metal film layer 201 is patterned to form a metal film structure 200 corresponding to the step structure 110 .
示例性的,可以通过激光切割、干法刻蚀、湿法刻蚀等工艺对金属膜层进行图形化处理,并对图形化处理后的金属薄膜结构进行边缘打磨和清洗等,以避免在加热和贴合阶段引入新的杂质。For example, the metal film layer can be patterned by laser cutting, dry etching, wet etching and other processes, and the edge of the patterned metal film structure can be polished and cleaned to avoid introducing new impurities during the heating and bonding stages.
如图6所示,将半导体衬底结构的部分表面与金属薄膜结构的部分表面相贴合,包括:根据对准标记,将半导体衬底结构和金属薄膜结构对准设置。As shown in FIG. 6 , the partial surface of the semiconductor substrate structure is bonded to the partial surface of the metal film structure, including: aligning the semiconductor substrate structure and the metal film structure according to the alignment mark.
示例性的,可以根据位于不同表面的对准标记之间的对应关系,调整半导体衬底结构与金属薄膜结构的位置和方向等,直至对准标记完全对应时,将金属薄膜结构设置于半导体衬底结构表面。Exemplarily, the position and direction of the semiconductor substrate structure and the metal film structure can be adjusted according to the correspondence between the alignment marks located on different surfaces until the alignment marks completely correspond to each other, and then the metal film structure is disposed on the surface of the semiconductor substrate structure.
示例性的,在半导体衬底结构与金属薄膜结构中的一者存在图形化需求的情况下,可以先设置对准标记,在进行图形化处理后根据对准标记进行设置。在半导体衬底结构与金属薄膜结构均无图形化需求的情况下,也可以先设置对准标记,根据对准标记设置二者的位置关系,以实现贴合面积的最大化,提高贴合精度,减少成品的打磨需求,降低制备损耗。For example, when one of the semiconductor substrate structure and the metal film structure has a patterning requirement, an alignment mark can be set first, and then the patterning process is performed according to the alignment mark. When neither the semiconductor substrate structure nor the metal film structure has a patterning requirement, an alignment mark can be set first, and the positional relationship between the two can be set according to the alignment mark to maximize the bonding area, improve the bonding accuracy, reduce the polishing requirement of the finished product, and reduce the production loss.
图7为本申请实施例提供的一种半导体器件的制备方法所得半导体器件的示意性结构图。如图7所示,半导体器件包括半导体衬底结构100、金属薄膜结构200。Fig. 7 is a schematic structural diagram of a semiconductor device obtained by a method for preparing a semiconductor device provided in an embodiment of the present application. As shown in Fig. 7 , the semiconductor device includes a semiconductor substrate structure 100 and a metal film structure 200 .
本申请实施例提供的半导体器件的制备方法,在半导体器件的制备需求对半导体衬底结构100和金属薄膜结构200的形状和设置位置存在要求的情况下,通过先设置对准标记,再将图形化处理后的半导体衬底结构100与金属薄膜结构200进行对准,可以降低贴合难度,提升贴合位置的准确性,从而可以提高半导体器件的制备质量。The method for preparing a semiconductor device provided in an embodiment of the present application, when the preparation requirements of the semiconductor device have requirements on the shape and setting position of the semiconductor substrate structure 100 and the metal film structure 200, can reduce the difficulty of bonding and improve the accuracy of the bonding position by first setting an alignment mark and then aligning the semiconductor substrate structure 100 and the metal film structure 200 after patterning, thereby improving the preparation quality of the semiconductor device.
在一些可行的实施方式中,半导体器件的制备方法还包括:对贴合后的金属薄膜结构进行表面清洗;对清洗后的金属薄膜结构进行图形化处理。In some feasible implementations, the method for preparing a semiconductor device further includes: performing surface cleaning on the bonded metal film structure; and performing patterning on the cleaned metal film structure.
示例性的,可以对清洗后的金属薄膜结构进行打孔等处理,以得到金属通孔,用于实现半导体器件的金属互联。For example, the cleaned metal film structure may be punched to obtain metal through-holes for realizing metal interconnection of semiconductor devices.
本申请实施例提供的半导体器件的制备方法,通过对贴合后的金属薄膜结构进行表面清洗和图形化处理,可以增加半导体器件的应用场景,进而可以提高半导体器件的实用性。The method for preparing a semiconductor device provided in the embodiment of the present application can increase the application scenarios of the semiconductor device by performing surface cleaning and patterning on the bonded metal film structure, thereby improving the practicality of the semiconductor device.
在一些可行的实施方式中,在将半导体衬底结构和金属薄膜结构中的至少一者加热至贴合温度的步骤之前,还包括:对半导体衬底结构和金属薄膜结构进行表面清洗。In some feasible implementations, before the step of heating at least one of the semiconductor substrate structure and the metal film structure to the bonding temperature, the method further includes: cleaning the surface of the semiconductor substrate structure and the metal film structure.
示例性的,可以通过湿法刻蚀、超声清洗、去污、化学机械研磨等工艺对半导体衬底结构100和金属薄膜结构200进行表面处理。For example, the semiconductor substrate structure 100 and the metal film structure 200 may be surface treated by wet etching, ultrasonic cleaning, decontamination, chemical mechanical polishing, or the like.
本申请实施例提供的半导体器件的制备方法,通过在加热过程之前对半导体衬底结构与金属薄膜结构进行表面清洗,可以去除半导体衬底结构与金属薄膜结构表面的氧化物,以及前道制备工艺中其他材料的残留,例如,光刻胶等。可以提高贴合表面的纯净度,提高贴合表面的粘附能力,增强半导体衬底结构与金属薄膜结构之间的贴合效果,避免开裂,提高半导体器件的可靠性,还可以增强半导体衬底结构与金属薄膜结构之间的接触质量,降低贴合表面的寄生电阻,改善半导体器件的电学性能,提高半导体器件的良品率。The method for preparing a semiconductor device provided in the embodiment of the present application can remove oxides on the surface of the semiconductor substrate structure and the metal film structure, as well as residues of other materials in the previous preparation process, such as photoresist, by cleaning the surface of the semiconductor substrate structure and the metal film structure before the heating process. The purity of the bonding surface can be improved, the adhesion ability of the bonding surface can be improved, the bonding effect between the semiconductor substrate structure and the metal film structure can be enhanced, cracking can be avoided, and the reliability of the semiconductor device can be improved. The contact quality between the semiconductor substrate structure and the metal film structure can also be enhanced, the parasitic resistance of the bonding surface can be reduced, the electrical performance of the semiconductor device can be improved, and the yield rate of the semiconductor device can be improved.
在一些可行的实施方式中,半导体器件的制备方法,还包括:对贴合后的半导体器件进行表面清洗;对清洗后的半导体器件进行退火处理。In some feasible implementations, the method for preparing a semiconductor device further includes: performing surface cleaning on the bonded semiconductor device; and performing annealing on the cleaned semiconductor device.
参阅图7,可以通过对清洗后的金属薄膜结构进行退火处理,以得到合金结构300。Referring to FIG. 7 , the cleaned metal film structure may be annealed to obtain an alloy structure 300 .
本申请实施例提供的半导体器件的制备方法,通过对贴合后的半导体器件进行退火处理,可以消除贴合过程中产生的压力,并在退火处的贴合表面形成合金,实现欧姆接触,减少贴合表面的寄生电阻,改善半导体器件的电学性能,提高半导体器件的良品率。The method for preparing a semiconductor device provided in an embodiment of the present application can eliminate the pressure generated during the bonding process by annealing the bonded semiconductor device, and form an alloy on the bonding surface at the annealing location to achieve ohmic contact, reduce the parasitic resistance of the bonding surface, improve the electrical performance of the semiconductor device, and increase the yield rate of the semiconductor device.
在一些可行的实施方式中,固定半导体衬底结构与金属薄膜结构的贴合状态,包括:对贴合后的半导体衬底结构与金属薄膜结构进行冷却。In some feasible implementations, fixing the bonding state of the semiconductor substrate structure and the metal film structure includes: cooling the bonded semiconductor substrate structure and the metal film structure.
示例性的,可以通过自然冷却或降低环境温度实现贴合的冷却。其中,在降低环境温度时,需要考虑温度对于半导体衬底结构100与金属薄膜结构200的脆性的影响,避免冷却过程中半导体衬底结构100与金属薄膜结构200断开,影响半导体器件的成品率,还需要考虑金属薄膜结构200热胀冷缩的特性,避免温度过低导致金属薄膜结构200再次形变,影响半导体器件的良品率。For example, the cooling of the bonding can be achieved by natural cooling or lowering the ambient temperature. When lowering the ambient temperature, it is necessary to consider the effect of temperature on the brittleness of the semiconductor substrate structure 100 and the metal film structure 200 to avoid disconnection of the semiconductor substrate structure 100 and the metal film structure 200 during the cooling process, which affects the yield rate of the semiconductor device. It is also necessary to consider the thermal expansion and contraction characteristics of the metal film structure 200 to avoid deformation of the metal film structure 200 again due to excessively low temperature, which affects the yield rate of the semiconductor device.
本申请实施例提供的半导体器件的制备方法,通过冷却对贴合状态进行固定,可以降低固定过程中半导体衬底结构100与金属薄膜结构200发生相对位移的风险,不会对半导体衬底结构100与金属薄膜结构200的表面形貌产生影响,可以提高贴合面积,增加制备效率,同时可以节约固定成本,缩短固定时间,降低固定难度,提高半导体器件的成品率和良品率。The method for preparing a semiconductor device provided in an embodiment of the present application fixes the bonding state by cooling, which can reduce the risk of relative displacement between the semiconductor substrate structure 100 and the metal film structure 200 during the fixing process, and will not affect the surface morphology of the semiconductor substrate structure 100 and the metal film structure 200. It can increase the bonding area and increase the preparation efficiency. At the same time, it can save fixing costs, shorten fixing time, reduce fixing difficulty, and improve the yield and good rate of semiconductor devices.
在一些可行的实施方式中,固定半导体衬底结构与金属薄膜结构的贴合状态,包括:对贴合后的半导体衬底结构与金属薄膜结构施加压力。In some feasible implementations, fixing the bonding state of the semiconductor substrate structure and the metal film structure includes: applying pressure to the bonded semiconductor substrate structure and the metal film structure.
示例性的,可以通过改变固定腔室内的环境压力,或利用压制机械等实现贴合的固定。Exemplarily, the fitting fixation can be achieved by changing the environmental pressure in the fixing chamber, or by using a pressing machine or the like.
本申请实施例提供的半导体器件的制备方法,通过加压对贴合状态进行固定,可以进一步排出半导体衬底结构100与金属薄膜结构200的贴合表面之间的气泡,改善贴合质量,提高半导体器件的表面平整性,从而可以提高半导体器件的良品率。The method for preparing a semiconductor device provided in an embodiment of the present application can fix the bonding state by applying pressure, thereby further expelling bubbles between the bonding surfaces of the semiconductor substrate structure 100 and the metal film structure 200, improving the bonding quality, and improving the surface flatness of the semiconductor device, thereby improving the yield rate of the semiconductor device.
示例性的,提供如图8所示的半导体衬底结构100和金属薄膜结构200,可以对半导体衬底结构100和金属薄膜结构200进行表面清洗处理,提高半导体衬底结构100和金属薄膜结构200的表面贴合能力。可以将金属薄膜结构200加热至较高的贴合温度,将半导体衬底结构100和金属薄膜结构200的部分表面相贴合。可以通过自然冷却或施加外部压力将半导体衬底结构100和金属薄膜结构200的贴合状态固定,以得到如图9所示的结构。可以通过在金属薄膜结构200远离半导体衬底结构100的一侧形成光刻胶400,得到如图10所示的结构,实现金属薄膜结构200的图形化,以得到如图11所示的图形化后的金属薄膜结构202。可以对图形化后的半导体器件进行退火处理,以在贴合处形成如图12所示的合金结构300。Exemplarily, a semiconductor substrate structure 100 and a metal film structure 200 as shown in FIG8 are provided, and the semiconductor substrate structure 100 and the metal film structure 200 can be subjected to surface cleaning treatment to improve the surface bonding ability of the semiconductor substrate structure 100 and the metal film structure 200. The metal film structure 200 can be heated to a higher bonding temperature to bond the semiconductor substrate structure 100 and the metal film structure 200 to each other. The bonding state of the semiconductor substrate structure 100 and the metal film structure 200 can be fixed by natural cooling or applying external pressure to obtain a structure as shown in FIG9. The metal film structure 200 can be patterned by forming a photoresist 400 on the side of the metal film structure 200 away from the semiconductor substrate structure 100 to obtain a structure as shown in FIG10, so as to obtain a patterned metal film structure 202 as shown in FIG11. The patterned semiconductor device can be annealed to form an alloy structure 300 as shown in FIG12 at the bonding position.
示例性的,提供如图13所示的带有台阶结构110的半导体衬底结构100和金属膜层201。根据台阶结构110,对金属膜层201进行图形化处理,以得到如图14所示的金属薄膜结构200。对半导体衬底结构100和金属薄膜结构200进行表面清洗处理,提高半导体衬底结构100和金属薄膜结构200的表面贴合能力。可以将金属薄膜结构200加热至较高的贴合温度,将半导体衬底结构100和金属薄膜结构200的部分表面相贴合。可以通过自然冷却或施加外部压力将半导体衬底结构100和金属薄膜结构200的贴合状态固定,以得到如图15所示的贴合状态下的结构。可以对半导体器件进行退火处理,以在贴合处形成如图7所示的合金结构300。Exemplarily, a semiconductor substrate structure 100 and a metal film layer 201 with a step structure 110 as shown in FIG13 are provided. According to the step structure 110, the metal film layer 201 is patterned to obtain a metal film structure 200 as shown in FIG14. The semiconductor substrate structure 100 and the metal film structure 200 are surface cleaned to improve the surface bonding ability of the semiconductor substrate structure 100 and the metal film structure 200. The metal film structure 200 can be heated to a higher bonding temperature to bond the semiconductor substrate structure 100 and the metal film structure 200 to part of the surface. The bonding state of the semiconductor substrate structure 100 and the metal film structure 200 can be fixed by natural cooling or applying external pressure to obtain a structure in a bonded state as shown in FIG15. The semiconductor device can be annealed to form an alloy structure 300 as shown in FIG7 at the bonding position.
图16为本申请实施例提供的一种半导体器件的示意性结构图。本申请实施例的第二方面,提供一种半导体器件,采用如上述第一方面中任一种的半导体器件的制备方法制备而成。Fig. 16 is a schematic structural diagram of a semiconductor device provided in an embodiment of the present application. In a second aspect of an embodiment of the present application, a semiconductor device is provided, which is prepared by any method for preparing a semiconductor device in the first aspect.
如图16所示,半导体器件包括半导体衬底结构100、金属薄膜结构200,以及合金结构300。As shown in FIG. 16 , the semiconductor device includes a semiconductor substrate structure 100 , a metal film structure 200 , and an alloy structure 300 .
本申请实施例提供的半导体器件,通过预先形成半导体衬底结构100和金属薄膜结构200,可以提高金属薄膜结构200的均匀性和制备纯度,通过加热半导体衬底结构100和金属薄膜结构200,使得金属薄膜结构200达到可延展状态,以使得金属薄膜结构200能够与半导体衬底结构100相贴合,从而通过固定二者的贴合状态形成带有金属膜层的半导体器件。因此上述半导体器件具有均匀性和制备纯度的金属薄膜结构200,可以降低半导体器件的阻性寄生参数,可以提高半导体器件的可靠性和稳定性,进而可以提高半导体器件的良品率。The semiconductor device provided in the embodiment of the present application can improve the uniformity and preparation purity of the metal film structure 200 by pre-forming the semiconductor substrate structure 100 and the metal film structure 200, and can make the metal film structure 200 reach a ductile state by heating the semiconductor substrate structure 100 and the metal film structure 200, so that the metal film structure 200 can be attached to the semiconductor substrate structure 100, thereby forming a semiconductor device with a metal film layer by fixing the attached state of the two. Therefore, the semiconductor device has a uniform and prepared metal film structure 200, which can reduce the resistive parasitic parameters of the semiconductor device, improve the reliability and stability of the semiconductor device, and further improve the yield rate of the semiconductor device.
在一些可行的实施方式中,半导体器件的金属薄膜结构200包括单层金属膜层;或,半导体器件的金属薄膜结构200包括多层金属膜层;其中,金属膜层包括图形化的金属结构。In some feasible implementations, the metal film structure 200 of the semiconductor device includes a single metal film layer; or, the metal film structure 200 of the semiconductor device includes multiple metal film layers; wherein the metal film layer includes a patterned metal structure.
示例性的,在金属薄膜结构200包括多层金属膜层的情况下,多层金属膜层可以是通过不同金属材料形成的,或是由相同材料形成,但形成的图形化图案不同的膜层堆叠形成的。For example, when the metal film structure 200 includes multiple metal film layers, the multiple metal film layers may be formed by different metal materials, or may be formed by stacking film layers formed by the same material but with different graphical patterns.
本申请实施例提供的半导体器件,可以用于形成半导体器件金属电极,也可以用于半导体器件内不同膜层之间的金属引线的互联,实现横向及纵向上的金属互联,提高半导体器件的实用性和便捷性,从而可以提高半导体器件的电学性能,提高半导体器件的稳定性和可靠性。The semiconductor device provided in the embodiment of the present application can be used to form metal electrodes of the semiconductor device, and can also be used to interconnect metal leads between different film layers in the semiconductor device, thereby realizing lateral and vertical metal interconnection, improving the practicality and convenience of the semiconductor device, thereby improving the electrical performance of the semiconductor device, and improving the stability and reliability of the semiconductor device.
在本说明书的描述中,参考术语“有些实施例”、“其他实施例”、“理想实施例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特征包含于本发明的至少一个实施例或示例中。在本说明书中,对上述术语的示意性描述不一定指的是相同的实施例或示例。In the description of this specification, the description with reference to the terms "some embodiments", "other embodiments", "ideal embodiments", etc. means that the specific features, structures, materials or characteristics described in conjunction with the embodiment or example are included in at least one embodiment or example of the present invention. In this specification, the schematic descriptions of the above terms do not necessarily refer to the same embodiment or example.
上所述实施例的各技术特征可以进行任意的组合,为使描述简洁,未对上述实施例各个技术特征所有可能的组合都进行描述,然而,只要这些技术特征的组合不存在矛盾,都应当认为是本说明书记载的范围。The technical features of the above-mentioned embodiments can be combined arbitrarily. In order to make the description concise, not all possible combinations of the technical features of the above-mentioned embodiments are described. However, as long as there is no contradiction in the combination of these technical features, they should be considered to be within the scope of this specification.
以上所述实施例仅表达了本申请的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对申请专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本申请构思的前提下,还可以做出若干变形和改进,这些都属于本申请的保护范围。因此,本申请专利的保护范围应以所附权利要求为准。The above-described embodiments only express several implementation methods of the present application, and the descriptions thereof are relatively specific and detailed, but they cannot be construed as limiting the scope of the patent application. It should be pointed out that, for a person of ordinary skill in the art, several variations and improvements can be made without departing from the concept of the present application, and these all belong to the protection scope of the present application. Therefore, the protection scope of the patent application shall be subject to the attached claims.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410742886.0A CN118431075B (en) | 2024-06-07 | 2024-06-07 | Method for manufacturing semiconductor device and semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410742886.0A CN118431075B (en) | 2024-06-07 | 2024-06-07 | Method for manufacturing semiconductor device and semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN118431075A CN118431075A (en) | 2024-08-02 |
| CN118431075B true CN118431075B (en) | 2025-05-30 |
Family
ID=92307123
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410742886.0A Active CN118431075B (en) | 2024-06-07 | 2024-06-07 | Method for manufacturing semiconductor device and semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN118431075B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104103567A (en) * | 2013-04-02 | 2014-10-15 | 国际商业机器公司 | Wafer scale epitaxial graphene transfer |
| CN106796911A (en) * | 2014-07-20 | 2017-05-31 | 艾克斯瑟乐普林特有限公司 | Apparatus and method for micro-transfer printing |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012160605A (en) * | 2011-02-01 | 2012-08-23 | Allied Material Corp | Manufacturing method of heat dissipation substrate and composite used for the same |
-
2024
- 2024-06-07 CN CN202410742886.0A patent/CN118431075B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104103567A (en) * | 2013-04-02 | 2014-10-15 | 国际商业机器公司 | Wafer scale epitaxial graphene transfer |
| CN106796911A (en) * | 2014-07-20 | 2017-05-31 | 艾克斯瑟乐普林特有限公司 | Apparatus and method for micro-transfer printing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN118431075A (en) | 2024-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI731482B (en) | Template for supporting mask, template for supporting mask metal sheet, producing method of template for supporting mask and producing method of mask integrated frame | |
| TWI758661B (en) | Template for supporting mask and producing method thereof and producing method of mask integrated frame | |
| TWI825149B (en) | Producing method of mask integrated frame and frame | |
| KR101986528B1 (en) | Template for supporting mask and producing methoe thereof and producing method of mask integrated frame | |
| TWI730512B (en) | Producing method of mask integrated frame and mask changing method of mask integrated frame | |
| TWI810381B (en) | Template for supporting mask and producing method thereof and producing method of mask integrated frame | |
| CN111224019B (en) | Mask support template, method for manufacturing the same, and method for manufacturing mask and frame connector | |
| TW202406184A (en) | Mask-support assembly and producing method thereof | |
| KR102510212B1 (en) | Template for supporting mask and producing method of mask integrated frame | |
| KR102013434B1 (en) | Producing method of template for supporting mask and producing method of mask integrated frame | |
| KR102716369B1 (en) | Mask-support assembly and producing method thereof | |
| KR102196797B1 (en) | Template for supporting mask and producing methoe thereof and producing method of mask integrated frame | |
| CN118431075B (en) | Method for manufacturing semiconductor device and semiconductor device | |
| CN114300354B (en) | Manufacturing method of asymmetric semiconductor structure | |
| CN120089594A (en) | A heterogeneous wafer structure and preparation method thereof | |
| KR102028639B1 (en) | Method of mask, buffer substrate for supporting mask and producing method thereof | |
| KR20200020652A (en) | Mask integrated frame and producing method thereof | |
| TWI826497B (en) | Template for supporting mask and producing methoe thereof and producing method of mask integrated frame | |
| US20100116676A1 (en) | Method of fabricating probe pin for probe card | |
| KR102026456B1 (en) | Template for supporting mask and producing methoe thereof and producing method of mask integrated frame | |
| KR102716371B1 (en) | Close-support and producing method thereof | |
| KR102776562B1 (en) | Producing method of mask-support assembly | |
| JP3587090B2 (en) | Aperture and mask holder for electron beam lithography and electron beam exposure mask using them | |
| CN120366713A (en) | Three-dimensional integration method of semiconductor device based on patterned diamond bonding | |
| TW202232650A (en) | Electrostatic chuck, manufacturing method thereof, and substrate fixing device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |