[go: up one dir, main page]

CN118677245B - Charge pump circuit, drive system and display screen - Google Patents

Charge pump circuit, drive system and display screen Download PDF

Info

Publication number
CN118677245B
CN118677245B CN202410980558.4A CN202410980558A CN118677245B CN 118677245 B CN118677245 B CN 118677245B CN 202410980558 A CN202410980558 A CN 202410980558A CN 118677245 B CN118677245 B CN 118677245B
Authority
CN
China
Prior art keywords
module
fet
switch module
field effect
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202410980558.4A
Other languages
Chinese (zh)
Other versions
CN118677245A (en
Inventor
游剑
陈柬仲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Weiyuan Semiconductor Co ltd
Original Assignee
Shenzhen Weiyuan Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Weiyuan Semiconductor Co ltd filed Critical Shenzhen Weiyuan Semiconductor Co ltd
Priority to CN202410980558.4A priority Critical patent/CN118677245B/en
Publication of CN118677245A publication Critical patent/CN118677245A/en
Application granted granted Critical
Publication of CN118677245B publication Critical patent/CN118677245B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of DC power input into DC power output
    • H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
    • H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
    • H02M3/06—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The application is suitable for the technical field of electronic circuits, and provides a charge pump circuit, a driving system and a display screen. The charge pump circuit comprises a first switch module, a second switch module, a third switch module, an energy storage module, an output module and an operational amplification module, wherein the energy storage module is respectively connected with the first switch module, the second switch module and the third switch module, the operational amplification module is respectively connected with the first switch module, the second switch module and the output module, the third switch module is respectively connected with a first power supply and a second power supply, and the first switch module and the output module are grounded. The application utilizes the loop bandwidth limitation of the operational amplification module, when the output module is short-circuited, the requirement of short-circuit is not responded immediately, and the drive signal of the circuit in normal state is still output to the first switch module, so that the first switch module limits the short-circuit current to the first preset current according to the drive signal, and the requirements of the drive system on short-circuit detection and protection are reduced.

Description

Charge pump circuit, driving system and display screen
Technical Field
The application belongs to the technical field of electronic circuits, and particularly relates to a charge pump circuit, a driving system and a display screen.
Background
With the rapid development of LCD (Liquid CRYSTAL DISPLAY) technology in the information society today, LCD Liquid crystal displays have been widely used in various electronic devices. In a driving system of an LCD liquid crystal display, VGH (high) and VGL (low) voltage signals are required for controlling gate switching, and thus positive and negative power supplies are required to be simultaneously supplied to the driving system. Negative pressure charge pumps are a common negative power generation method and play a key role in the driving system of LCD liquid crystal display. However, current negative-pressure charge pump circuits cannot provide current limitation in time under the condition of output short circuit, so that additional protection circuits are often required for detection and protection, and meanwhile, a faster response speed is required for the protection circuits, so that damage to devices is avoided.
Disclosure of Invention
The embodiment of the application provides a charge pump circuit, a driving system and a display screen, which can solve the problem that the current limit cannot be provided in time under the condition of output short circuit of the traditional negative-pressure charge pump circuit.
In a first aspect, an embodiment of the present application provides a charge pump circuit, including a first switch module, a second switch module, a third switch module, an energy storage module, an output module, and an operational amplifier module, where the energy storage module is connected to the first switch module, the second switch module, and the third switch module, the operational amplifier module is connected to the first switch module, the second switch module, and the output module, and the third switch module is respectively connected to a first power supply and a second power supply, and both the first switch module and the output module are grounded;
When the third switch module is turned on, the first switch module and the second switch module are both turned off, and the energy storage module stores electric quantity according to the voltage of the first power supply and the voltage of the second power supply; when the third switch module is disconnected, the first switch module and the second switch module are both connected, the energy storage module transfers the stored electric quantity to the output module, so that the output module outputs a target voltage, the operational amplification module outputs a first driving signal according to the target voltage, and the first switch module maintains the target voltage to be stable according to the first driving signal; when the output module is short-circuited, the operational amplification module keeps outputting the first driving signal, the first switch module limits the target current to a first preset current according to the first driving signal, and the target current is the current flowing through the first switch module.
In a possible implementation manner of the first aspect, when the time of the short circuit of the output module reaches a preset time, the operational amplification module outputs a second driving signal according to the target voltage, and the first switch module limits the target current to a second preset current according to the second driving signal.
In a possible implementation manner of the first aspect, the operational amplification module includes an operational amplification unit, a compensation unit, and a driving unit, the driving unit is connected to the operational amplification unit, the compensation unit, and the first switch module, the operational amplification unit is connected to the compensation unit, the second switch module, and the output module,
When the output module is short-circuited, the operational amplification unit outputs a first voltage, the compensation unit compensates the first voltage and transmits the compensated first voltage to the driving unit, and the driving unit outputs the first driving signal according to the compensated first voltage;
When the short circuit time of the output module reaches the preset time, the operational amplification unit outputs a second voltage according to the target voltage, the compensation unit compensates the second voltage and transmits the compensated second voltage to the driving unit, and the driving unit outputs the second driving signal according to the compensated second voltage.
In a possible implementation manner of the first aspect, the driving unit includes a signal conversion unit and a transmission unit, the signal conversion unit is connected to the transmission unit, the operational amplification unit and the compensation unit, and the transmission unit is connected to the first switch module;
When the output module is short-circuited, the signal conversion unit converts the compensated first voltage into the first driving signal, and the transmission unit transmits the first driving signal to the first switch module;
when the short circuit time of the output module reaches a preset time, the signal conversion unit converts the compensated second voltage into the second driving signal, and the transmission unit transmits the first driving signal to the first switch module.
In a possible implementation manner of the first aspect, the signal conversion unit includes a first field effect transistor, a second field effect transistor, a third field effect transistor, a fourth field effect transistor, a fifth field effect transistor, a sixth field effect transistor, a seventh field effect transistor, an eighth field effect transistor, a ninth field effect transistor, a current source, a first resistor and a first capacitor, wherein a first end of the current source is used for being connected to a third power supply, a second end of the current source is respectively connected to a drain of the first field effect transistor, a gate of the first field effect transistor and a gate of the second field effect transistor, a drain of the second field effect transistor is connected to a first end of the first resistor, a second end of the first resistor is connected to a source of the third field effect transistor, a gate of the third field effect transistor is respectively connected to the operational amplifier and the compensation unit, a drain of the fourth field effect transistor is respectively connected to a drain of the fourth field effect transistor, a gate of the fourth field effect transistor and a gate of the fifth field effect transistor is respectively connected to a gate of the fifth field effect transistor, a gate of the first field effect transistor and a gate of the fifth field effect transistor is respectively connected to a drain of the seventh field effect transistor, a drain of the fourth field effect transistor is respectively connected to a drain of the seventh field effect transistor and a drain of the eighth field effect transistor is respectively connected to a source of the eighth field effect transistor, a drain of the fourth field effect transistor is respectively connected to a drain of the fourth field effect transistor is connected to the fourth field effect transistor of the fourth field effect transistor is respectively to the compensation unit, the source electrode of the first field effect tube, the source electrode of the second field effect tube, the source electrode of the seventh field effect tube and the source electrode of the eighth field effect tube are all grounded.
In one possible implementation manner of the first aspect, the transmission unit includes a transmission gate and a tenth field effect transistor, a first end of the transmission gate is connected to the signal conversion unit, a second end of the transmission gate is connected to a drain of the tenth field effect transistor and the first switch module, a control end of the transmission gate is used for receiving the first phase signal, a gate of the tenth field effect transistor is used for receiving the second phase signal, and a source of the tenth field effect transistor is grounded.
In one possible implementation manner of the first aspect, the first switch module includes an eleventh field effect transistor, a gate of the eleventh field effect transistor is connected to the operational amplifier module, a source of the eleventh field effect transistor is grounded, and a drain of the eleventh field effect transistor is connected to the energy storage module and the third switch module respectively.
In a possible implementation manner of the first aspect, the first switching module further includes a twelfth field effect transistor, a gate of the twelfth field effect transistor is used for being connected to a third power supply, a source of the twelfth field effect transistor is connected to a drain of the eleventh field effect transistor, and a drain of the twelfth field effect transistor is connected to the energy storage module and the third switching module respectively.
In a second aspect, embodiments of the present application provide a drive system comprising the charge pump circuit of any one of the first aspects.
In a third aspect, embodiments of the present application provide a display screen comprising the drive system of any one of the second aspects.
Compared with the prior art, the embodiment of the application has the beneficial effects that:
The embodiment of the application provides a charge pump circuit which comprises a first switch module, a second switch module, a third switch module, an energy storage module, an output module and an operational amplification module, wherein the energy storage module is respectively connected with the first switch module, the second switch module and the third switch module, the operational amplification module is respectively connected with the first switch module, the second switch module and the output module, the third switch module is respectively connected with a first power supply and a second power supply, and the first switch module and the output module are both grounded.
When the third switch module is turned on, the first switch module and the second switch module are both turned off, and the energy storage module stores electric quantity according to the voltage of the first power supply and the voltage of the second power supply. When the third switch module is disconnected, the first switch module and the second switch module are both conducted, the energy storage module transfers the stored electric quantity to the output module, so that the output module outputs target voltage, the operational amplification module outputs a first driving signal according to the target voltage, and the first switch module maintains the target voltage stable according to the first driving signal. When the output module is short-circuited, the operational amplification module keeps outputting a first driving signal, the first switch module limits the target current to a first preset current according to the first driving signal, the first preset current is the current flowing through the first switch module when the charge pump circuit is normal, and the target current is the current flowing through the first switch module, namely the short-circuit current.
According to the application, the loop bandwidth limitation of the operational amplification module is utilized, when the output module is short-circuited, the operational amplification module does not immediately respond to the short-circuited requirement, and a driving signal when the circuit is normal is still output to the first switch module, so that the first switch module limits the short-circuited current to a first preset current according to the driving signal, the requirements of a driving system on short-circuit detection and protection are reduced, and meanwhile, the damage to devices is avoided.
It will be appreciated that the advantages of the second to third aspects may be found in the relevant description of the first aspect, and are not described in detail herein.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments or the description of the prior art will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic block diagram of a conventional negative pressure charge pump;
FIG. 2 is a schematic block diagram of a charge pump circuit according to an embodiment of the present application;
FIG. 3 is a schematic block diagram of a charge pump circuit according to another embodiment of the present application;
FIG. 4 is a functional block diagram of a charge pump circuit according to another embodiment of the present application;
FIG. 5 is a schematic diagram of circuit connections of a charge pump circuit according to an embodiment of the present application;
FIG. 6 is a schematic diagram of circuit connections of a charge pump circuit according to another embodiment of the present application;
fig. 7 is a schematic circuit diagram of a charge pump circuit according to another embodiment of the present application.
In the figure: 10. a first switch module; 20. a second switch module; 30. a third switch module; 31. a first switching unit; 32. a second switching unit; 40. an energy storage module; 50. an output module; 60. an operational amplification module; 61. an operational amplification unit; 62. a compensation unit; 63. a driving unit; 631. a signal conversion unit; 632. a transmission unit; 70. a first power supply; 80. a second power supply; 90. and a third power supply.
Detailed Description
In the following description, for purposes of explanation and not limitation, specific details are set forth such as the particular system architecture, techniques, etc., in order to provide a thorough understanding of the embodiments of the present application. It will be apparent, however, to one skilled in the art that the present application may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known systems, devices, circuits, and methods are omitted so as not to obscure the description of the present application with unnecessary detail.
It should be understood that the terms "comprises" and/or "comprising," when used in this specification and the appended claims, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
It should also be understood that the term "and/or" as used in the present specification and the appended claims refers to any and all possible combinations of one or more of the associated listed items, and includes such combinations.
As used in the present description and the appended claims, the term "if" may be interpreted in context as "when …" or "once" or "in response to a determination" or "in response to detection. Similarly, the phrase "if a determination" or "if a [ described condition or event ] is detected" may be interpreted in the context of meaning "upon determination" or "in response to determination" or "upon detection of a [ described condition or event ]" or "in response to detection of a [ described condition or event ]".
Furthermore, the terms "first," "second," "third," and the like in the description of the present specification and in the appended claims, are used for distinguishing between descriptions and not necessarily for indicating or implying a relative importance.
Reference in the specification to "one embodiment" or "some embodiments" or the like means that a particular feature, structure, or characteristic described in connection with the embodiment is included in one or more embodiments of the application. Thus, appearances of the phrases "in one embodiment," "in some embodiments," "in other embodiments," and the like in the specification are not necessarily all referring to the same embodiment, but mean "one or more but not all embodiments" unless expressly specified otherwise. The terms "comprising," "including," "having," and variations thereof mean "including but not limited to," unless expressly specified otherwise.
In a driving system of an LCD liquid crystal display, VGH (high) voltage and VGL (low) voltage are required for controlling gate switching, and thus positive power and negative power are required to be simultaneously supplied to the driving system. There are two main ways of generating negative power: buck-Boost structure and charge pump. The two use different energy storage elements to realize rectification of voltage, the Buck-Boost uses an inductor, and the charge pump uses a capacitor. The selection is typically made according to the application environment. The present application generates the negative voltage VGL based on a charge pump.
As shown in fig. 1, the conventional charge pump is composed of four power transistors M01-M04, and an N-type or P-type power transistor is selected according to different power supplies. In general operation, there are two phases, namely a first phase a and a second phase B, where the first phase a and the second phase B are generated by a clock generation module. The power transistors M01 and M02 are controlled by the first phase a, and the power transistors M03 and M04 are controlled by the second phase B. When the first phase A is effective, the power tube M01 and the power tube M02 are conducted, the power tube M03 and the power tube M04 are disconnected, and the energy storage capacitor Cfly is charged through PAVDD and the CPP. When the second phase B is effective, the power tube M01 and the power tube M02 are disconnected, the power tube M03 and the power tube M04 are turned on, the energy storage capacitor Cfly is connected with the output capacitor Cout through the power tube M04, and charges are transferred from the energy storage capacitor Cfly to the output capacitor Cout to generate a negative voltage VGL. The driving signal of the power transistor M01 is generated by the operational amplifier according to the first phase a. The driving signal of the power tube M02 is generated by its corresponding driving circuit according to the first phase a, the driving signal of the power tube M03 is generated by its corresponding driving circuit according to the second phase B, and the driving signal of the power tube M04 is generated by its corresponding driving circuit according to the second phase B. From this, three driving circuits are omitted in fig. 1.
The common design generally controls the power tube of the first phase a, and the principle is as follows: a loop is formed through the operational amplifier to stabilize the negative voltage VGL. The design can limit the current drawn from the power supply, but under the condition of output short circuit (occurring in the second phase B), the power tube M03 and the power tube M04 are in a conducting state, both ends of the energy storage capacitor Cfly are grounded, the energy storage capacitor Cfly can immediately start discharging, the discharging current is very large, and the power tube is easy to burn due to the small on-resistance of the power tube M03 and the power tube M04. Because the design cannot provide current limitation in time, an additional protection circuit is often required for detection and protection, and meanwhile, a faster response speed is required for the protection circuit, so that the device is prevented from being burnt.
The application changes the control loop of the charge pump into the power tube for controlling the second phase, thus when the output is short-circuited, the maximum output current can not immediately respond to the requirement of the short-circuit due to the limitation of the loop bandwidth, so that the protection circuit can be responded for more sufficient time, the whole system is better protected, and meanwhile, the damage to devices is avoided. It should be noted that the application is particularly suitable for negative pressure charge pumps for medium and high power applications.
The technical scheme of the present application will be described in detail with reference to examples.
As shown in fig. 2, the charge pump circuit provided in the embodiment of the application includes a first switch module 10, a second switch module 20, a third switch module 30, an energy storage module 40, an output module 50 and an operational amplification module 60, where the energy storage module 40 is connected with the first switch module 10, the second switch module 20 and the third switch module 30, the operational amplification module 60 is connected with the first switch module 10, the second switch module 20 and the output module 50, and the third switch module 30 is connected with the first power supply 70 and the second power supply 80, and the first switch module 10 and the output module 50 are both grounded.
Specifically, when the third switch module 30 is turned on, the first switch module 10 and the second switch module 20 are both turned off, and the energy storage module 40 stores electric power according to the voltage of the first power source 70 and the voltage of the second power source 80. When the third switch module 30 is turned off, the first switch module 10 and the second switch module 20 are both turned on, the energy storage module 40 transfers the stored electric quantity to the output module 50, so that the output module 50 outputs a target voltage, wherein the target voltage is a negative voltage, the operational amplifier module 60 outputs a first driving signal according to the target voltage, and the first switch module 10 maintains the target voltage stable according to the first driving signal. The operational amplifier module 60 outputs a first driving signal according to the target voltage, and the first switch module 10 maintains the target voltage stable according to the first driving signal, specifically: the operational amplifier module 60 outputs a first driving signal according to the reference voltage and the target voltage, and the first switch module 10 adjusts the voltage on the energy storage module 40 according to the first driving signal, so as to adjust the target voltage, and finally maintain the target voltage in a stable state through feedback of the loop.
When the output module 50 is shorted, the operational amplifier module 60 keeps outputting the first driving signal, the first switch module 10 limits the target current to a first preset current according to the first driving signal, and the first preset current is a current flowing through the first switch module 10 when the charge pump circuit is normal. The target current is the current flowing through the first switch module 10, i.e. the short-circuit current.
The application utilizes the loop bandwidth limitation of the operational amplification module 60, when the output module 50 is short-circuited, the operational amplification module 60 does not immediately respond to the short circuit, and still outputs a driving signal when the circuit is normal to the first switch module 10, so that the first switch module 10 limits the short circuit current to a first preset current according to the driving signal, thereby reducing the requirements of a driving system on short circuit detection and protection, and avoiding damage to devices.
In summary, the present application changes the control loop of the charge pump, and when the output is shorted, the maximum output current will not immediately respond to the short-circuit requirement due to the limitation of the loop bandwidth of the operational amplification module 60, so that the short-circuit current can be limited, and the short-circuit current will not be excessively large. Thus, the protection circuit can respond for a more sufficient time, the whole system is better protected, and meanwhile, the damage to devices is avoided.
It should be noted that, with the occurrence of the short circuit, the operational amplification module 60 responds to the short circuit demand in time, in order to prevent the current from being too large, when the short circuit time of the output module 50 reaches the preset time, the operational amplification module 60 outputs the second driving signal according to the target voltage, the first switch module 10 limits the target current to the second preset current according to the second driving signal, the second preset current is the safe current, and the setting can be performed according to the actual demand, so long as the safety of the device can be ensured. As can be seen from the above, after the output module 50 is shorted for a certain period of time, the present application can still limit the short-circuit current within the safe current, thereby better protecting the whole system.
The first power supply 70 is a positive voltage power supply. The second power supply 80 is a negative voltage power supply, and may be grounded depending on the application.
In some embodiments, as shown in fig. 3, the third switching module 30 includes a first switching unit 31 and a second switching unit 32, the first switching unit 31 is connected with the first power source 70, the energy storage module 40, and the first switching module 10, respectively, and the second switching unit 32 is connected with the second power source 80, the energy storage module 40, and the second switching module 20, respectively.
Specifically, the first and second switching units 31 and 32 are controlled by a first phase, and the first and second switching modules 10 and 20 are controlled by a second phase. The first phase and the second phase are generated by a clock generation module. Wherein, the driving signals of the first switch unit 31 are generated by the corresponding driving circuits according to the first phase. The drive signals of the second switching unit 32, in particular the corresponding drive circuits, are generated in dependence on the first phase. The driving signal of the first switch module 10 is generated by its corresponding driving circuit (i.e. the operational amplifier module 60) according to the second phase. The driving signal of the second switch module 20 is generated by its corresponding driving circuit according to the second phase. Their working logic is: when the first phase is active, the first and second switching units 31 and 32 are turned on, the first and second switching modules 10 and 20 are turned off, and the energy storage module 40 stores power according to the voltage of the first power source 70 and the voltage of the second power source 80. When the second phase is active, the first switch unit 31 and the second switch unit 32 are turned off, the first switch module 10 and the second switch module 20 are turned on, and the energy storage module 40 transfers the stored electric quantity to the output module 50, so that the output module 50 outputs the target voltage. The operational amplifier module 60 outputs a first driving signal according to the target voltage, and the first switch module 10 maintains the target voltage stable according to the first driving signal. When the output module 50 is shorted, the operational amplifier module 60 keeps outputting the first driving signal, the first switch module 10 limits the target current to a first preset current according to the first driving signal, and the first preset current is a current flowing through the first switch module 10 when the charge pump circuit is normal. The target current is the current flowing through the first switch module 10, i.e. the short-circuit current. It should be noted that, the clock generating module, the driving circuit corresponding to the first switch unit 31, the driving circuit corresponding to the second switch unit 32, and the driving circuit corresponding to the second switch module 20 are all implemented by using the prior art, which is not described herein again.
The application utilizes the loop bandwidth limitation of the operational amplification module 60, when the output module 50 is short-circuited, the operational amplification module 60 does not immediately respond to the short circuit, and still outputs a driving signal when the circuit is normal to the first switch module 10, so that the first switch module 10 limits the short circuit current to a first preset current according to the driving signal, thereby reducing the requirements of a driving system on short circuit detection and protection, and avoiding damage to devices.
In some embodiments, as shown in fig. 3, the operational amplification module 60 includes an operational amplification unit 61, a compensation unit 62, and a driving unit 63, the driving unit 63 is connected to the operational amplification unit 61, the compensation unit 62, and the first switching module 10, and the operational amplification unit 61 is connected to the compensation unit 62, the second switching module 20, and the output module 50, respectively.
Specifically, when the output module 50 is shorted, the operational amplifier 61 outputs a first voltage, the compensation unit 62 compensates the first voltage, and transmits the compensated first voltage to the driving unit 63, and the driving unit 63 outputs a first driving signal according to the compensated first voltage. The first voltage is a voltage output by the operational amplification unit 61 when the charge pump circuit is normal. When the output module 50 is shorted, the operational amplifier 61 does not immediately respond to the requirement of the short circuit, and still keeps outputting the voltage outputted in the previous stage, the driving unit 63 at this time does not trigger the current limiting circuit therein, and finally outputs the first driving signal according to the first voltage, and the first switch module 10 limits the target current to the first preset current according to the first driving signal, thereby reducing the requirement of the driving system on short circuit detection and protection, and avoiding damage to devices.
When the time of the short circuit of the output module 50 reaches the preset time, the operational amplification unit 61 outputs the second voltage according to the target voltage, the compensation unit 62 compensates the second voltage, and transmits the compensated second voltage to the driving unit 63, and the driving unit 63 outputs the second driving signal according to the compensated second voltage. After the output module 50 is shorted for a certain period of time, the operational amplifier 61 will respond to the requirement of the short circuit, and at this time, the second voltage will be output according to the target voltage, and after the output module 50 is shorted, the target voltage will rise, so that after the operational amplifier 61 responds to the requirement of the short circuit, the second voltage output by the operational amplifier will also rise. The driving unit 63 triggers the current limiting circuit therein according to the rising second voltage, limits the second voltage to a preset voltage, and finally outputs a second driving signal, so that the first switch module 10 limits the target current to the safe current according to the second driving signal.
It should be noted that the compensation unit 62 is used to ensure the stability of the circuit.
In some embodiments, as shown in fig. 4, the driving unit 63 includes a signal conversion unit 631 and a transmission unit 632, the signal conversion unit 631 is connected to the transmission unit 632, the operational amplification unit 61, and the compensation unit 62, respectively, and the transmission unit 632 is connected to the first switching module 10.
Specifically, when the output module 50 is shorted, the signal conversion unit 631 converts the compensated first voltage into a first driving signal, and the transmission unit 632 transmits the first driving signal to the first switch module 10. When the output module 50 is short-circuited, the operational amplifier 61 does not immediately respond to the short-circuited requirement, and still keeps the output voltage of the output charge pump circuit normal. The signal conversion unit 631 does not trigger the current limiting circuit therein, and finally outputs a first driving signal according to the first voltage, and the first switch module 10 limits the target current to a first preset current according to the first driving signal, thereby reducing the requirements of the driving system on short circuit detection and protection, and avoiding damage to devices.
When the time of the short circuit of the output module 50 reaches the preset time, the signal conversion unit 631 converts the compensated second voltage into a second driving signal, and the transmission unit 632 transmits the first driving signal to the first switching module 10. After the output module 50 is shorted for a certain period of time, the operational amplifier 61 will respond to the requirement of the short circuit, and at this time, the second voltage will be output according to the target voltage, and after the output module 50 is shorted, the target voltage will rise, so that after the operational amplifier 61 responds to the requirement of the short circuit, the second voltage output by the operational amplifier will also rise. After receiving the rising second voltage, the signal conversion unit 631 triggers the current limiting circuit therein, so as to limit the second voltage to a preset voltage, and finally outputs a second driving signal, so that the first switch module 10 limits the target current to the safe current according to the second driving signal.
As shown in fig. 5, the first switching unit 31 includes a fourteenth fet M14, the second switching unit 32 includes a fifteenth fet M15, the energy storage module 40 includes an energy storage capacitor Cfly, the first switching module 10 includes an eleventh fet M11, the second switching module 20 includes a thirteenth fet M13, and the output module 50 includes an output capacitor Cout. The source electrode of the fourteenth field effect transistor M14 is connected to the first power supply 70, the gate electrode of the fourteenth field effect transistor M14 is used for receiving a driving signal corresponding to the first end of the storage capacitor Cfly and the drain electrode of the eleventh field effect transistor M11, the drain electrode of the fifteenth field effect transistor M15 is connected to the second power supply 80, the gate electrode of the fifteenth field effect transistor M15 is used for receiving a driving signal corresponding to the second end of the storage capacitor Cfly and the drain electrode of the thirteenth field effect transistor M13, the gate electrode of the eleventh field effect transistor M11 is connected to the transmission unit 632, the gate electrode of the thirteenth field effect transistor M13 is used for receiving a driving signal corresponding to the thirteenth field effect transistor M13, the source electrode of the thirteenth field effect transistor M13 is connected to the first end of the output capacitor Cout and the operational amplifier unit 61, and the source electrode of the eleventh field effect transistor M11 and the second end of the output capacitor Cout are both grounded.
Specifically, when the first phase is effective, the fourteenth field effect transistor M14 and the fifteenth field effect transistor M15 are turned on, the eleventh field effect transistor M11 and the thirteenth field effect transistor M13 are turned off, and the energy storage capacitor Cfly stores electric quantity according to the voltage of the first power supply 70 and the voltage of the second power supply 80. When the second phase is effective, the fourteenth field effect transistor M14 and the fifteenth field effect transistor M15 are turned off, the eleventh field effect transistor M11 and the thirteenth field effect transistor M13 are turned on, and the energy storage capacitor Cfly transfers the stored electric quantity to the output capacitor Cout, so that the output capacitor Cout outputs the target voltage VGL. The operational amplifier module 60 outputs a first driving signal according to the target voltage, and the eleventh fet M11 maintains the target voltage stable according to the first driving signal. When the output capacitor Cout is shorted, the operational amplifier module 60 still keeps outputting the first driving signal, the eleventh fet M11 limits the target current to a first preset current according to the first driving signal, and the first preset current is a current flowing through the eleventh fet M11 when the charge pump circuit is normal. The target current is a current flowing through the eleventh field effect transistor M11, that is, a short-circuit current.
According to the application, the loop bandwidth limitation of the operational amplification module 60 is utilized, when the output capacitor Cout is short-circuited, the operational amplification module 60 does not immediately respond to the short circuit, and a driving signal when the circuit is normal is still output to the eleventh field effect transistor M11, so that the eleventh field effect transistor M11 limits the short circuit current to a first preset current according to the driving signal, the requirements of a driving system on short circuit detection and protection are reduced, and meanwhile, the damage to devices is avoided.
As shown in fig. 6, the first switch module 10 further includes a twelfth fet M12, where a gate of the twelfth fet M12 is connected to the third power supply 90, a source of the twelfth fet M12 is connected to a drain of the eleventh fet M11, and a drain of the twelfth fet M12 is connected to the first end of the storage capacitor Cfly and the drain of the fourteenth fet M14, respectively.
Specifically, in the present application, a twelfth field effect transistor M12 is added to the first switch module 10, where the twelfth field effect transistor M12 is an isolation tube, and the twelfth field effect transistor M12 is a high voltage tube, so that the eleventh field effect transistor M11 may use a low voltage tube. This has the advantage that the gate voltage of the eleventh fet M11 is first prevented from being influenced by the voltage at the node CX 1. The node CX1 is a switching node and the voltage at this point changes rapidly, and if the twelfth fet M12 is not present, the gate voltage of the eleventh fet M11 is easily affected by the voltage at the node CX 1. Secondly, the eleventh fet M11 adopts a low-voltage tube, which can achieve more accurate current limitation because the low-voltage tube can achieve better matching. Although two tubes are used compared with the previous structure, the eleventh fet M11 is a low-voltage tube, the twelfth fet M12 is mainly isolated, and in normal operation, the twelfth fet M12 generally operates in a linear region, and the area of the twelfth fet M12 can be reduced on the basis of ensuring the current capability in design.
The third power supply 90 is a low-voltage power supply.
Illustratively, as shown in FIG. 7, the operational amplifier 61 includes a sixteenth FET M16, a seventeenth FET M17, an eighteenth FET M18, a nineteenth FET M19, a twentieth FET M20, a twenty-first FET M21, a twenty-first FET M22, a twenty-third FET M23, a twenty-first FET M24, a twenty-first FET M25, a twenty-first FET M26, a twenty-first FET M27, a second resistor R2, a third resistor R3, and a second capacitor C2, wherein the source of the sixteenth FET M16, the source of the seventeenth FET M17, and the source of the eighteenth FET M18 are all configured to receive a voltage VPP, the gate of the sixteenth FET M16, the gate of the seventeenth FET M17, and the gate of the eighteenth FET M18 are all configured to receive a bias voltage PBIAS1, the grid electrode of the nineteenth field effect tube M19, the grid electrode of the twentieth field effect tube M20 and the grid electrode of the twenty first field effect tube M21 are all used for receiving the bias voltage PBIAS2, the drain electrode of the sixteenth field effect tube M16 is connected with the source electrode of the nineteenth field effect tube M19, the drain electrode of the seventeenth field effect tube M17 is connected with the source electrode of the twentieth field effect tube M20, the drain electrode of the eighteenth field effect tube M18 is connected with the source electrode of the twenty first field effect tube M21, the drain electrode of the nineteenth field effect tube M19 is respectively connected with the source electrode of the twenty second field effect tube M22 and the source electrode of the twenty third field effect tube M23, the grid electrode of the twenty second field effect tube M22 is used for receiving the reference voltage VREF, the grid electrode of the twenty third field effect tube M23 is respectively connected with the first end of the second resistor R2 and the first end of the third resistor R3, the second end of the second resistor R2 is used for receiving the target voltage VGL, and the second end of the third resistor R3 is used for receiving the voltage VPP, the drain electrode of the twenty-second field effect transistor M22 is connected with the source electrode of the twenty-fifth field effect transistor M25 and the drain electrode of the twenty-seventh field effect transistor M27 respectively, the drain electrode of the twenty-third field effect transistor M23 is connected with the source electrode of the twenty-fourth field effect transistor M24 and the drain electrode of the twenty-sixth field effect transistor M26 respectively, the gates of the twenty-fourth field effect transistor M24 and the twenty-fifth field effect transistor M25 are both used for receiving the second bias voltage NBIAS2, the drain electrode of the twenty-fourth field effect transistor M24 is connected with the drain electrode of the twenty-fifth field effect transistor M20, the gate electrode of the twenty-sixth field effect transistor M26 and the drain electrode of the twenty-seventh field effect transistor M27 respectively, and the drain electrode of the twenty-fifth field effect transistor M25 is connected with the drain electrode of the twenty-first field effect transistor M21, the compensation unit 62, the signal conversion unit 631 and the first end of the second capacitor C2 respectively, and the source electrode of the twenty-seventh field effect transistor M27 and the second end of the second capacitor C2 are all grounded. The voltage VPP is the voltage of the third power supply 90.
Specifically, the reference voltage VREF is a reference of the target voltage VGL, the twelfth fet M22 and the thirteenth fet M23 are used as inputs of the operational amplifying unit 61, the sixteenth fet M16, the seventeenth fet M17, the eighteenth fet M18, the nineteenth fet M19, the twentieth fet M20 and the twenty first fet M21 are used to provide bias currents, and the twenty fourth fet M24, the twenty fifth fet M25, the twenty sixth fet M26 and the twenty seventh fet M27 form a folded cascode operational amplifier. This operation provides a high gain for the entire control loop. The second capacitor C2 is used to stabilize the output voltage of the op-amp when the loop switches phases.
When the output module 50 is not shorted, the op-amp outputs a first voltage according to the reference voltage VREF and the target voltage VGL, and the first voltage is a voltage on the second capacitor C2.
When the output module 50 is shorted, the operational amplifier still keeps outputting a first voltage according to the reference voltage VREF and the target voltage VGL, and the first voltage is a voltage on the second capacitor C2.
After the output module 50 is shorted for a period of time, the op-amp outputs a second voltage according to the reference voltage VREF and the target voltage VGL, where the second voltage is a voltage on the second capacitor C2, and the second voltage is in an ascending trend.
Illustratively, as shown in fig. 7, the compensation unit 62 includes a compensation capacitor Cc and a compensation resistor Rc, wherein a first end of the compensation capacitor Cc is connected to the operational amplifying unit 61, the second switching module 20 and the output module 50, respectively, a second end of the compensation capacitor Cc is connected to a first end of the compensation resistor Rc, and a second end of the compensation resistor Rc is connected to the operational amplifying unit 61 and the signal converting unit 631, respectively.
Specifically, the compensation capacitor Cc and the compensation resistor Rc are used to compensate the voltage output by the operational amplification unit 61, so as to ensure that the voltage output by the operational amplification unit 61 is more stable.
As shown in fig. 7, the signal conversion unit 631 includes a first fet M1, a second fet M2, a third fet M3, a fourth fet M4, a fifth fet M5, a sixth fet M6, a seventh fet M7, an eighth fet M8, a ninth fet M9, a current source I, a first resistor R1, and a first capacitor C1, wherein a first end of the current source I is connected to the third power supply 90, receives the voltage VPP, a second end of the current source I is connected to a drain electrode of the first fet M1, a gate electrode of the first fet M1, and a gate electrode of the second fet M2, a drain electrode of the second fet M2 is connected to a first end of the first resistor R1, a second end of the first resistor R1 is connected to a source electrode of the third fet M3, a gate electrode of the third fet M3 is connected to the operational amplifier 61 and the compensation unit 62, the drain electrode of the third field effect transistor M3 is respectively connected with the drain electrode of the fourth field effect transistor M4, the gate electrode of the fourth field effect transistor M4 and the gate electrode of the fifth field effect transistor M5, the source electrode of the fourth field effect transistor M4, the source electrode of the fifth field effect transistor M5 and the drain electrode of the ninth field effect transistor M9 are all electrically connected with the third power supply 90 and are all used for receiving the voltage VPP, the drain electrode of the fifth field effect transistor M5 is respectively connected with the first end of the first capacitor C1, the gate electrode of the ninth field effect transistor M9, the drain electrode of the sixth field effect transistor M6 and the gate electrode of the sixth field effect transistor M6, the source electrode of the sixth field effect transistor M6 is respectively connected with the drain electrode of the seventh field effect transistor M7 and the gate electrode of the seventh field effect transistor M7, the source electrode of the ninth field effect transistor M9 is respectively connected with the drain electrode of the eighth field effect transistor M8 and the transmission unit 632, the gate electrode of the eighth field effect transistor M8 is used for receiving the first bias voltage NBIAS1, the source electrode of the first field effect transistor M1, the source of the second fet M2, the source of the seventh fet M7, and the source of the eighth fet M8 are all grounded.
Specifically, the voltage output by the op-amp is converted into current through the first resistor R1 and the third fet M3 (the second fet M2 does not trigger the maximum current limit under the normal operating condition, so that the second fet M2 operates in the linear region and is also equivalent to a resistor). The current flows into the sixth and seventh field-effect transistors M6 and M7 through the fourth and fifth field-effect transistors M4 and M5, and the sixth and seventh field-effect transistors M6 and M7 provide clamping of the output drive signal. The first capacitor C1 is used for stabilizing the gate voltage of the ninth field effect transistor M9. The voltage of the driving signal output by the signal conversion unit 631 is equal to the voltage between the gate sources of the sixth field effect transistor M6 plus the voltage between the gate sources of the seventh field effect transistor M7 minus the voltage between the gate sources of the ninth field effect transistor M9. The eighth fet M8 is configured to provide a bias current to the ninth fet M9.
When the output module 50 does not generate a short circuit, the op-amp outputs a first voltage, the second fet M2 operates in a linear region, and the voltage of the finally obtained driving signal (i.e., the first driving signal) is equal to the voltage between the gate sources of the sixth fet M6 plus the voltage between the gate sources of the seventh fet M7 minus the voltage between the gate sources of the ninth fet M9.
When the output module 50 is shorted, the op-amp still keeps outputting the first voltage, the second fet M2 operates in the linear region, and the voltage of the finally obtained driving signal (i.e., the first driving signal) is equal to the voltage between the gate sources of the sixth fet M6 plus the voltage between the gate sources of the seventh fet M7 minus the voltage between the gate sources of the ninth fet M9.
After the output module 50 is shorted for a period of time, the op-amp outputs a second voltage, the second voltage is larger and larger, the current flowing through the first resistor R1 is larger and larger, and then the second fet M2 enters a saturation region, so that the first fet M1, the current source I and the second fet M2 are turned on, the current flowing into the sixth fet M6 and the seventh fet M7 is limited at the current provided by the current source I, and the voltage of the output driving signal (i.e., the second driving signal) is limited at the preset voltage, and finally the shorted current is limited. It should be noted that, the current provided by the current source I is the second preset current.
As shown in fig. 7, the transmission unit 632 includes a transmission gate TG and a tenth fet M10, a first end of the transmission gate TG is connected to the signal conversion unit 631, a second end of the transmission gate TG is connected to a drain of the tenth fet M10 and the first switch module 10, a control end of the transmission gate TG is configured to receive the second phase B, a gate of the tenth fet M10 is configured to receive the first phase a, and a source of the tenth fet M10 is grounded.
Specifically, the transmission gate TG is controlled by the second phase B, and when the first switch module 10 is required to be turned on, the transmission gate TG is controlled to be turned on, so as to transmit the corresponding driving signal to the first switch module 10. When the first switch module 10 is required to be turned off, the transmission gate TG is controlled to be turned off, and at this time, the tenth fet M10 is turned on according to the first phase a, and pulls down the output of the transmission gate TG to ground.
In summary, the present application changes the control loop of the charge pump, when the output is shorted, the maximum output current will not immediately respond to the short-circuit requirement due to the limitation of the loop bandwidth of the operational amplification module 60, so that the short-circuit current can be limited, and the short-circuit current will not be excessively large. Thus, the protection circuit can respond for a more sufficient time, the whole system is better protected, and meanwhile, the damage to devices is avoided.
The embodiment of the application also provides a driving system which comprises the charge pump circuit. Because the driving system provided by the application comprises the charge pump circuit, when the output is short-circuited, the maximum output current cannot immediately respond to the requirement of the short circuit due to the limitation of the loop bandwidth of the operational amplification module in the charge pump circuit, so that the short circuit current can be limited, and the short circuit current cannot be excessively large. Thus, the protection circuit can respond for a more sufficient time, the whole system is better protected, and meanwhile, the damage to devices is avoided.
The application provides a display screen, which comprises the driving system. The display screen provided by the embodiment of the application adopts all the technical schemes of all the embodiments, so that the display screen has at least all the beneficial effects brought by the technical schemes of the embodiments, and the description is omitted herein. The display screen can be an LED display screen, an OLED display screen, a mini LED display screen, a micro LED display screen, an LCD display screen and the like.
In the foregoing embodiments, the descriptions of the embodiments are emphasized, and in part, not described or illustrated in any particular embodiment, reference is made to the related descriptions of other embodiments.
The above embodiments are only for illustrating the technical solution of the present application, and not for limiting the same; although the application has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present application, and are intended to be included in the scope of the present application.

Claims (10)

1. The charge pump circuit is characterized by comprising a first switch module, a second switch module, a third switch module, an energy storage module, an output module and an operational amplification module, wherein the energy storage module is respectively connected with the first switch module, the second switch module and the third switch module, the operational amplification module is respectively connected with the first switch module, the second switch module and the output module, the third switch module is respectively connected with a first power supply and a second power supply, and the first switch module and the output module are both grounded;
When the third switch module is turned on, the first switch module and the second switch module are both turned off, and the energy storage module stores electric quantity according to the voltage of the first power supply and the voltage of the second power supply; when the third switch module is disconnected, the first switch module and the second switch module are both connected, the energy storage module transfers the stored electric quantity to the output module, so that the output module outputs a target voltage, the operational amplification module outputs a first driving signal according to the target voltage, and the first switch module maintains the target voltage to be stable according to the first driving signal; when the output module is short-circuited, the operational amplification module keeps outputting the first driving signal, the first switch module limits the target current to a first preset current according to the first driving signal, and the target current is the current flowing through the first switch module.
2. The charge pump circuit of claim 1, wherein the operational amplification module outputs a second drive signal according to the target voltage when the time at which the output module is shorted reaches a preset time, and the first switch module limits the target current to a second preset current according to the second drive signal.
3. The charge pump circuit of claim 2, wherein the operational amplification module comprises an operational amplification unit, a compensation unit, and a drive unit, the drive unit being coupled to the operational amplification unit, the compensation unit, and the first switch module, respectively, the operational amplification unit being coupled to the compensation unit, the second switch module, and the output module, respectively,
When the output module is short-circuited, the operational amplification unit outputs a first voltage, the compensation unit compensates the first voltage and transmits the compensated first voltage to the driving unit, and the driving unit outputs the first driving signal according to the compensated first voltage;
When the short circuit time of the output module reaches the preset time, the operational amplification unit outputs a second voltage according to the target voltage, the compensation unit compensates the second voltage and transmits the compensated second voltage to the driving unit, and the driving unit outputs the second driving signal according to the compensated second voltage.
4. A charge pump circuit according to claim 3, wherein the driving unit comprises a signal conversion unit and a transmission unit, the signal conversion unit being connected to the transmission unit, the operational amplification unit and the compensation unit, respectively, the transmission unit being connected to the first switch module;
When the output module is short-circuited, the signal conversion unit converts the compensated first voltage into the first driving signal, and the transmission unit transmits the first driving signal to the first switch module;
When the short circuit time of the output module reaches a preset time, the signal conversion unit converts the compensated second voltage into the second driving signal, and the transmission unit transmits the second driving signal to the first switch module.
5. The charge pump circuit of claim 4, wherein the signal conversion unit comprises a first fet, a second fet, a third fet, a fourth fet, a fifth fet, a sixth fet, a seventh fet, an eighth fet, a ninth fet, a current source, a first resistor, and a first capacitor, a first end of the current source is connected to a third power supply, a second end of the current source is connected to a drain of the first fet, a gate of the first fet and a gate of the second fet respectively, a drain of the second fet is connected to a first end of the first resistor, a second end of the first resistor is connected to a source of the third fet, a gate of the third fet is connected to the op amp and the compensation unit respectively, a drain of the third fet is connected to a drain of the fourth fet respectively, a gate of the fourth fet is connected to a gate of the fourth fet and a gate of the fifth fet respectively, a gate of the fourth fet is connected to a drain of the fourth fet and a gate of the fourth fet respectively, a drain of the fourth fet is connected to a drain of the fourth fet and a drain of the fourth fet respectively, a drain of the fourth fet is connected to the fourth fet and the fourth fet is connected to the fourth drain of the fourth fet respectively. The source electrode of the first field effect tube, the source electrode of the second field effect tube, the source electrode of the seventh field effect tube and the source electrode of the eighth field effect tube are all grounded, and the second end of the first capacitor is grounded.
6. The charge pump circuit of claim 4, wherein the transmission unit comprises a transmission gate and a tenth field effect transistor, a first end of the transmission gate is connected to the signal conversion unit, a second end of the transmission gate is connected to a drain of the tenth field effect transistor and the first switch module, respectively, a control end of the transmission gate is used for receiving the first phase signal, a gate of the tenth field effect transistor is used for receiving the second phase signal, and a source of the tenth field effect transistor is grounded.
7. The charge pump circuit of claim 1, wherein the first switch module comprises an eleventh field effect transistor, a gate of the eleventh field effect transistor is connected to the operational amplifier module, a source of the eleventh field effect transistor is grounded, and a drain of the eleventh field effect transistor is connected to the energy storage module and the third switch module, respectively.
8. The charge pump circuit of claim 7, wherein the first switching module further comprises a twelfth field effect transistor, a gate of the twelfth field effect transistor is configured to be connected to a third power supply, a source of the twelfth field effect transistor is connected to a drain of the eleventh field effect transistor, and a drain of the twelfth field effect transistor is connected to the energy storage module and the third switching module, respectively.
9. A drive system comprising the charge pump circuit of any one of claims 1-8.
10. A display screen comprising the drive system of claim 9.
CN202410980558.4A 2024-07-22 2024-07-22 Charge pump circuit, drive system and display screen Active CN118677245B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410980558.4A CN118677245B (en) 2024-07-22 2024-07-22 Charge pump circuit, drive system and display screen

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410980558.4A CN118677245B (en) 2024-07-22 2024-07-22 Charge pump circuit, drive system and display screen

Publications (2)

Publication Number Publication Date
CN118677245A CN118677245A (en) 2024-09-20
CN118677245B true CN118677245B (en) 2024-11-12

Family

ID=92719287

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410980558.4A Active CN118677245B (en) 2024-07-22 2024-07-22 Charge pump circuit, drive system and display screen

Country Status (1)

Country Link
CN (1) CN118677245B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102882362A (en) * 2012-10-12 2013-01-16 西安三馀半导体有限公司 Multi-operating-mode charge pump overshoot current limiting device
CN118137814A (en) * 2024-04-03 2024-06-04 杭州芯迈半导体技术有限公司 Overcurrent protection circuit of charge pump and control method thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202931189U (en) * 2012-10-26 2013-05-08 嘉兴禾润电子科技有限公司 Charge pump circuit of motor driver
EP2884643B1 (en) * 2013-12-11 2022-07-13 Nxp B.V. DC-DC voltage converter and conversion method
CN205544930U (en) * 2016-01-28 2016-08-31 深圳韩倍达电子科技有限公司 Take USB power supply switch circuit of protection circuit
US10886834B1 (en) * 2018-08-31 2021-01-05 Dialog Semiconductor (Uk) Limited Power converter
CN116365866A (en) * 2021-12-28 2023-06-30 圣邦微电子（北京）股份有限公司 Charge pump circuit
CN220857626U (en) * 2023-09-25 2024-04-26 深圳市微源半导体股份有限公司 Linear power supply circuit, linear power supply and electronic equipment

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102882362A (en) * 2012-10-12 2013-01-16 西安三馀半导体有限公司 Multi-operating-mode charge pump overshoot current limiting device
CN118137814A (en) * 2024-04-03 2024-06-04 杭州芯迈半导体技术有限公司 Overcurrent protection circuit of charge pump and control method thereof

Also Published As

Publication number Publication date
CN118677245A (en) 2024-09-20

Similar Documents

Publication Publication Date Title
CN111293860B (en) High-side conductance enhanced power switch driving circuit
TW200414659A (en) DC/AC conversion device and controller IC thereof
CN118677245B (en) Charge pump circuit, drive system and display screen
WO2023125517A1 (en) Drive circuit, chip, and electronic device
CN111756245A (en) A BOOST boost circuit with low input voltage and strong driving ability
CN114204805B (en) Power rail circuit for high-voltage Buck converter
CN220857626U (en) Linear power supply circuit, linear power supply and electronic equipment
CN218648575U (en) An output control circuit and aerosol generating device
CN108768356B (en) Power-on self-locking control circuit and power supply
CN111030452A (en) Driving device of high-power full SiC-MOSFET module
CN214412260U (en) High-precision overcurrent short-circuit protection circuit
CN112398470B (en) Self-bias power path management driving circuit integrated in charger
CN111399579B (en) Constant voltage difference generating circuit and driving device
CN114928147A (en) Battery charging protection circuit, chip and power module
CN112993930A (en) High-precision overcurrent short-circuit protection circuit
CN116388522B (en) Error amplifying circuit, error amplifier and step-down chip
CN221408463U (en) Charging circuit and system with shared interface
CN219659594U (en) Switch power supply
CN117767711B (en) Unidirectional conduction circuit, bridge type driving circuit and switching power supply
CN118631021B (en) Low power consumption SSR switching power supply circuit and control method thereof, switching power supply
CN113110146B (en) Driving power supply circuit and driving method thereof
CN216751291U (en) Low-loss uninterrupted DC power supply circuit
CN221056864U (en) Gate driving power supply generating circuit
CN116247616B (en) A protection circuit
CN115313828B (en) Anti-reverse irrigation control circuit and switching power supply

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant