CN118842324B - A boost converter and method suitable for powering DAC output stage - Google Patents
A boost converter and method suitable for powering DAC output stage Download PDFInfo
- Publication number
- CN118842324B CN118842324B CN202411321864.3A CN202411321864A CN118842324B CN 118842324 B CN118842324 B CN 118842324B CN 202411321864 A CN202411321864 A CN 202411321864A CN 118842324 B CN118842324 B CN 118842324B
- Authority
- CN
- China
- Prior art keywords
- output
- electrically connected
- voltage
- ground
- pmos tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 10
- 238000005070 sampling Methods 0.000 claims abstract description 21
- 238000006243 chemical reaction Methods 0.000 claims description 15
- 239000003990 capacitor Substances 0.000 claims description 10
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 101000746134 Homo sapiens DNA endonuclease RBBP8 Proteins 0.000 description 4
- 101000969031 Homo sapiens Nuclear protein 1 Proteins 0.000 description 4
- 102100021133 Nuclear protein 1 Human genes 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 230000001105 regulatory effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
- H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
- H02M3/10—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
- H02M1/0054—Transistor switching losses
- H02M1/0058—Transistor switching losses by employing soft switching techniques, i.e. commutation of transistors when applied voltage is zero or when current flow is zero
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
本发明涉及DAC输出级控制技术领域，具体公开一种适用于DAC输出级供电的升压转换器及方法，其中，DAC输出级包括输出PMOS管和负载电阻，输出PMOS管的源极与升压转换器输出电压电连接，漏极与负载电阻的一端电连接，负载电阻的另一端与地电连接，该转换器包括：高边电压采样电路，输入与输出PMOS管的漏极电连接，用于将输出PMOS管的源漏电压转换为基于地的电压信号；升压电路，输入与高边电压采样电路输出端电连接，用于将基于地的电压信号转换为升压转换器输出电压。本发明通过控制环路依次将输出PMOS管的源漏电压转换为基于地的电压信号、将基于地的电压信号转换为所述升压转换器输出电压，动态调整并降低输出PMOS管的功耗。
The present invention relates to the technical field of DAC output stage control, and specifically discloses a boost converter and method suitable for DAC output stage power supply, wherein the DAC output stage includes an output PMOS tube and a load resistor, the source of the output PMOS tube is electrically connected to the output voltage of the boost converter, the drain is electrically connected to one end of the load resistor, and the other end of the load resistor is electrically connected to the ground, and the converter includes: a high-side voltage sampling circuit, the input of which is electrically connected to the drain of the output PMOS tube, and is used to convert the source-drain voltage of the output PMOS tube into a ground-based voltage signal; a boost circuit, the input of which is electrically connected to the output end of the high-side voltage sampling circuit, and is used to convert the ground-based voltage signal into the boost converter output voltage. The present invention sequentially converts the source-drain voltage of the output PMOS tube into a ground-based voltage signal, and converts the ground-based voltage signal into the boost converter output voltage through a control loop, and dynamically adjusts and reduces the power consumption of the output PMOS tube.
Description
Technical Field
The invention relates to the technical field of DAC output stage control, in particular to a boost converter and a boost converter method suitable for DAC output stage power supply.
Background
Fig. 1 is a schematic diagram of a conventional output stage circuit of a current-mode digital-to-analog converter (DAC). V 1 is the power supply of the circuit, typically an external constant voltage source. I OUT is the load current, i.e. the output current of the circuit, the value of the signal being controlled by the DAC. R OUT is a load resistor, namely a load end equivalent resistor, and the resistance value is usually 0-1 kOhm. The voltage value of V 1 needs to be larger than 1kohm to be 20ma plus the voltage margin (normally V 1 voltage will be about 24V) for ensuring the normal operation of the output PMOS transistor M1. At this time, the voltage across the source and drain of the output PMOS transistor M 1 is related to the output load resistance R OUT, and if a small-resistance load, for example, R OUT =0ohm, is driven, the voltage drop across the output PMOS transistor M1 will be approximately equal to the voltage value of V 1, that is, 24V, and the power consumption of the entire output PMOS transistor M1 is approximately 20ma by 24 v=480 mW, which has a large power loss. Therefore, a circuit configuration capable of reducing the power consumption of the output PMOS transistor M1 is desired.
Based on the technical background, the invention researches a boost converter and a method suitable for DAC output stage power supply.
Disclosure of Invention
Aiming at the defects of the prior art, the invention provides a boost converter and a boost converter method suitable for DAC output stage power supply, wherein the converter sequentially converts source-drain voltage of an output PMOS tube into a voltage signal based on ground through a control loop, converts the voltage signal based on ground into output voltage of the boost converter, and dynamically adjusts and reduces power consumption of the output PMOS tube.
In order to achieve the above object, a first aspect of the present invention provides a boost converter adapted for power supply of a DAC output stage, the DAC output stage includes an output PMOS transistor and a load resistor, a source of the output PMOS transistor is electrically connected to an output voltage of the boost converter, a drain of the output PMOS transistor is electrically connected to one end of the load resistor, and the other end of the load resistor is electrically connected to ground, including:
the input of the high-side voltage sampling circuit is electrically connected with the drain electrode of the output PMOS tube and is used for converting the source-drain voltage of the output PMOS tube into a voltage signal based on ground;
and the input of the boost circuit is electrically connected with the output end of the high-side voltage sampling circuit and is used for converting the voltage signal based on the ground into the output voltage of the boost converter.
A second aspect of the present invention provides a boost conversion method applied to power supply of a DAC output stage, performed in the boost converter described above, including:
converting the source-drain voltage of the output PMOS tube into a voltage signal based on ground;
A ground-based voltage signal is converted to the boost converter output voltage.
The beneficial effects of the invention include:
(1) The boost converter suitable for DAC output stage power supply provided by the invention sequentially converts the source-drain voltage of the output PMOS tube into a voltage signal based on ground through the control loop, converts the voltage signal based on ground into the output voltage of the boost converter, and dynamically adjusts and reduces the power consumption of the output PMOS tube.
(2) According to the boost converter suitable for DAC output stage power supply, the source-drain voltage of the output PMOS tube is converted into the voltage signal based on the ground through the high-side voltage sampling circuit, the difference value between the voltage signal based on the ground and the fixed potential is converted into the voltage control signal, meanwhile, the voltage control signal and the current detection circuit output signal for performing ramp compensation are compared through the comparator to control the duty ratio of the NMOS tube, and finally the voltage value of the output voltage of the boost converter is regulated through the duty ratio, so that the voltage at two ends of the output PMOS tube is not related to the load resistor and the output current, and the power consumption of the output stage of the digital-to-analog converter is reduced.
Additional features and advantages of the invention will be set forth in the detailed description which follows.
Drawings
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular descriptions of exemplary embodiments of the invention as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts throughout the exemplary embodiments of the invention.
Fig. 1 is a schematic diagram of a conventional output stage circuit of a current-type digital-to-analog converter.
Fig. 2 is a schematic diagram of a boost converter suitable for power supply of a DAC output stage according to the present invention.
Fig. 3 is a schematic diagram illustrating voltage comparison of key nodes in an embodiment of a boost converter suitable for power supply of a DAC output stage according to the present invention.
Fig. 4 is a schematic diagram of a first operational amplifier in an embodiment of a boost converter suitable for power supply of a DAC output stage according to the present invention.
Fig. 5 is a schematic diagram of a second operational amplifier in an embodiment of a boost converter suitable for power supply of a DAC output stage according to the present invention.
Fig. 6 is a schematic diagram of a comparator in an embodiment of a boost converter suitable for power supply of a DAC output stage according to the present invention.
Reference numerals illustrate:
The device comprises an M1-output PMOS tube, an M2-feedback PMOS tube, an M3-NMOS tube, an EA 1-first operational amplifier, an EA 2-second operational amplifier, an R OUT -load resistor, an R1-first resistor, an R2-second resistor, an Rc-compensation resistor, a C1-main capacitor, a Cc-compensation capacitor, a COMP 1-comparator, a Q1-trigger, a COM 1-oblique wave compensator, an L-inductor and a D-diode, wherein the L-oblique wave compensator is arranged between the L-main capacitor and the L-oblique wave compensator;
V0-power supply, V1-boost converter output voltage, V2-voltage signal based on ground, V OUT -drain potential of output PMOS tube, I OUT -load current, GND-ground, vc-voltage control signal.
Detailed Description
Preferred embodiments of the present invention will be described in more detail below. While the preferred embodiments of the present invention are described below, it should be understood that the present invention may be embodied in various forms and should not be limited to the embodiments set forth herein.
In the present invention, unless otherwise indicated, terms of orientation such as "upper and lower" are used to generally refer to the upper and lower portions of the device in normal use, and "inner and outer" are used with respect to the profile of the device. Furthermore, the terms "first, second, third and the like" are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first, second, third" may explicitly or implicitly include one or more such feature. In the description of the present invention, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
The invention provides a boost converter suitable for power supply of a DAC output stage, wherein the DAC output stage comprises an output PMOS tube M1 and a load resistor R OUT, the source electrode of the output PMOS tube M1 is electrically connected with the output voltage V1 of the boost converter, the drain electrode is electrically connected with one end of the load resistor R OUT, the other end of the load resistor R OUT is electrically connected with the ground GND, as shown in fig. 2, the boost converter comprises:
the input of the high-side voltage sampling circuit is electrically connected with the drain electrode of the output PMOS tube M1, and the high-side voltage sampling circuit is used for converting the source-drain voltage of the output PMOS tube M1 into a voltage signal V2 based on ground;
And the input of the boost circuit is electrically connected with the output end of the high-side voltage sampling circuit and is used for converting the voltage signal V2 based on the ground into the output voltage V1 of the boost converter.
According to the invention, the control loop sequentially converts the source-drain voltage of the output PMOS tube M1 into a voltage signal V2 based on ground, and converts the voltage signal V2 based on ground into the output voltage V1 of the boost converter, so that the power consumption of the output PMOS tube M1 is dynamically regulated and reduced.
According to the invention, the high-side voltage sampling circuit comprises a first operational amplifier EA1, a feedback PMOS tube M2, a first resistor R1 and a second resistor R2;
The non-inverting input end of the first operational amplifier EA1 is electrically connected with the drain electrode of the output PMOS tube M1, and the output is electrically connected with the grid electrode of the feedback PMOS tube M2;
One end of the first resistor R1 is electrically connected with the output voltage V1 of the boost converter, and the other end of the first resistor R1 is electrically connected with the source electrode of the feedback PMOS tube M2 and the inverting input end of the first operational amplifier EA 1;
the drain electrode of the feedback PMOS tube M2 is electrically connected with one end of the second resistor R2;
The other end of the second resistor R2 is electrically connected to the ground GND.
In the invention, the first operational amplifier EA1 may adopt a circuit structure shown in fig. 4, and the circuit works between the output voltage V1 of the high-voltage rail boost converter and the ground GND, and the output thereof controls the gate of the feedback PMOS tube M2 in the boost converter, so that the voltage at two ends of R1 in the boost converter is equal to the voltage at two ends of the source and drain of the output PMOS tube M1 in the boost converter, thereby realizing the high-side voltage sampling function.
According to the invention, the relation between the source-drain voltage of the output PMOS tube M1 and the voltage signal V2 based on the ground is as follows;
V2=(V1-VOUT)*R2/R1;
wherein, V 1-VOUT is the source-drain voltage of the output PMOS tube, V 2 is the voltage signal based on the ground, V 1 is the output voltage of the boost converter, V OUT is the drain potential of the output PMOS tube, R 1 is the first resistance value, and R 2 is the second resistance value.
According to the present invention, a booster circuit includes an error conversion circuit, a duty cycle adjustment circuit, and a main body conversion circuit.
Preferably, the error conversion circuit includes:
The inverting input end of the second operational amplifier EA2 is electrically connected with the drain electrode of the feedback PMOS tube M2, and the non-inverting input end of the second operational amplifier EA2 is electrically connected with a fixed potential;
one end of the compensation resistor Rc is electrically connected with the output of the second operational amplifier EA 2;
One end of the compensation capacitor Cc is electrically connected to the other end of the compensation resistor Rc, and the other end is electrically connected to the ground GND.
In the present invention, the second operational amplifier EA2 may have a circuit configuration shown in fig. 5.
According to the present invention, a duty cycle adjustment circuit includes:
the negative input end of the comparator COMP1 is electrically connected with the output end of the second operational amplifier EA 2;
the trigger Q1, the R end is electrically connected with the output of the comparator COMP1, and the S end is electrically connected with the clock signal;
the grid electrode of the NMOS tube M3 is electrically connected with the output end of the trigger Q1, and the source electrode of the NMOS tube M3 is electrically connected with the ground GND;
The input of the current detector is electrically connected with the drain electrode of the NMOS tube M3.
In the present invention, the comparator COMP1 may adopt a circuit configuration shown in fig. 6.
According to the present invention, the duty cycle adjustment circuit further includes:
The first input end of the ramp wave compensator COM1 is electrically connected with the output end of the current detector, the second input end of the ramp wave compensator COM1 is electrically connected with the compensating ramp wave, and the output end of the ramp wave compensator COMP1 is electrically connected with the positive input end of the comparator COMP 1.
According to the present invention, a main body conversion circuit includes:
one end of the inductor L is electrically connected with the power supply V0;
the input end of the diode D is electrically connected with the other end of the inductor L and the drain electrode of the NMOS tube M3 at the same time, and the output end of the diode D is used as the providing end of the output voltage V1 of the boost converter;
the main body capacitor C1 has one end electrically connected to the output terminal of the diode D and the other end electrically connected to the ground GND.
According to the invention, the source-drain voltage of the output PMOS tube M1 is converted into a voltage signal V2 based on ground through a high-side voltage sampling circuit, the voltage signal V2 based on ground and a fixed voltage difference value are converted into voltage control signals, meanwhile, the voltage control signals and a current detection circuit output signal for performing ramp compensation are compared through a comparator COMP1 to control the duty ratio of the NMOS tube M3, and finally, the voltage value of the output voltage V1 of the boost converter is regulated through the duty ratio, so that the voltage at the source-drain two ends of the output PMOS tube M1 is independent of the load resistor R OUT and the output current, and the output stage power consumption of the digital-to-analog converter is reduced.
In the present invention, the key node voltage pair of the boost converter is shown in fig. 3.
The invention also provides a boost conversion method which is applied to DAC output stage power supply and is performed in the boost converter, comprising the following steps:
Converting the source-drain voltage of the output PMOS tube M1 into a voltage signal V2 based on ground;
The ground-based voltage signal V2 is converted into a boost converter output voltage V1.
Preferably, converting the source-drain voltage of the output PMOS transistor M1 into the ground-based voltage signal V2 includes:
Converting the source-drain voltage of the output PMOS tube M1 into a voltage signal V2 based on ground through a high-side voltage sampling circuit, wherein the voltage signal V2 based on ground is in direct proportion to the source-drain voltage of the output PMOS tube M1;
Converting the ground-based voltage signal V2 to the boost converter output voltage V1 includes:
converting the ground-based voltage signal V2 and the fixed voltage difference into a voltage control signal;
comparing the voltage control signal with the output signal of the current detection circuit for performing ramp compensation through a comparator COMP1 to control the duty ratio of an NMOS tube M3;
the voltage value of the boost converter output voltage V1 is adjusted by the duty cycle.
The present invention will be described in more detail with reference to the following examples.
Examples
As shown in fig. 2, the present embodiment provides a boost converter suitable for power supply of a DAC output stage, where the DAC output stage includes an output PMOS tube M1 and a load resistor R OUT, a source of the output PMOS tube M1 is electrically connected to the boost converter output voltage V1, a drain is electrically connected to one end of the load resistor R OUT, and the other end of the load resistor R OUT is electrically connected to the ground GND, including:
the input of the high-side voltage sampling circuit is electrically connected with the drain electrode of the output PMOS tube M1, and the high-side voltage sampling circuit is used for converting the source-drain voltage of the output PMOS tube M1 into a voltage signal V2 based on ground;
the input of the boost circuit is electrically connected with the output end of the high-side voltage sampling circuit and is used for converting a voltage signal V2 based on ground into a boost converter output voltage V1;
In this embodiment, the high-side voltage sampling circuit includes a first operational amplifier EA1, a feedback PMOS tube M2, a first resistor R1, and a second resistor R2;
The non-inverting input end of the first operational amplifier EA1 is electrically connected with the drain electrode of the output PMOS tube M1, and the output is electrically connected with the grid electrode of the feedback PMOS tube M2;
One end of the first resistor R1 is electrically connected with the output V1 of the boost converter, and the other end of the first resistor R1 is electrically connected with the source electrode of the feedback PMOS tube M2 and the inverting input end of the first operational amplifier EA1 at the same time;
the drain electrode of the feedback PMOS tube M2 is electrically connected with one end of the second resistor R2;
The other end of the second resistor R2 is electrically connected with the ground GND;
In this embodiment, the first operational amplifier EA1 is configured as shown in fig. 4, and the circuit is operated between the output V1 of the high-voltage rail boost converter and the ground GND, and the output thereof controls the gate of the feedback PMOS transistor M2 in the boost converter, so that the voltage at two ends of R1 in the boost converter is equal to the voltage at two ends of the source and drain of the output PMOS transistor M1 in the boost converter, thereby implementing the high-side voltage sampling function;
The relation between the source-drain voltage of the output PMOS tube M1 and the voltage signal V2 based on the ground is as follows;
V2=(V1-VOUT)*R2/R1;
Wherein, V 1-VOUT is the source-drain voltage of the output PMOS tube, V 2 is the voltage signal based on the ground, V 1 is the output voltage of the boost converter, V OUT is the drain potential of the output PMOS tube, R 1 is the first resistance value, and R 2 is the second resistance value;
in this embodiment, the booster circuit includes an error conversion circuit, a duty ratio adjustment circuit, and a main body conversion circuit;
The error conversion circuit includes:
The inverting input end of the second operational amplifier EA2 is electrically connected with the drain electrode of the feedback PMOS tube M2, and the non-inverting input end of the second operational amplifier EA2 is electrically connected with the fixed potential of 0.8V;
one end of the compensation resistor Rc is electrically connected with the output of the second operational amplifier EA 2;
one end of the compensation capacitor Cc is electrically connected with the other end of the compensation resistor Rc, and the other end of the compensation capacitor Cc is electrically connected with the ground GND;
the second operational amplifier EA2 adopts the circuit configuration shown in fig. 5;
The duty cycle adjustment circuit includes:
the negative input end of the comparator COMP1 is electrically connected with the output end of the second operational amplifier EA 2;
the trigger Q1, the R end is electrically connected with the output of the comparator COMP1, and the S end is electrically connected with the clock signal;
the grid electrode of the NMOS tube M3 is electrically connected with the output end of the trigger Q1, and the source electrode of the NMOS tube M3 is electrically connected with the ground GND;
The input of the current detector is electrically connected with the drain electrode of the NMOS tube M3;
the first input end of the oblique wave compensator COM1 is electrically connected with the output end of the current detector, the second input end of the oblique wave compensator COM1 is electrically connected with the compensating oblique wave, and the output end of the oblique wave compensator COMP1 is electrically connected with the positive input end of the comparator COMP 1;
in this embodiment, the comparator COMP1 may adopt the circuit configuration shown in fig. 6;
The main body conversion circuit includes:
one end of the inductor L is electrically connected with the power supply V0;
the input end of the diode D is electrically connected with the other end of the inductor L and the drain electrode of the NMOS tube M3 at the same time, and the output end of the diode D is used as the providing end of the output voltage V1 of the boost converter;
the main body capacitor C1 has one end electrically connected to the output terminal of the diode D and the other end electrically connected to the ground GND.
In this embodiment, the first operational amplifier EA1 converts the voltage signal V 1-VOUT into a current signal, then converts the current signal into a voltage signal V 2=(V1-VOUT)*R2/R1 based on ground through R2, and controls the voltage signal V2 to 0.8V through a feedback loop formed by the second operational amplifier EA2 and the comparator COMP1, so as to obtain V 1-VOUT=0.8V*R1/R2, which can ensure that the source-drain voltage of the output PMOS transistor M1 is a constant value, which is independent of the value I OUT and the value R OUT, thereby reducing the power consumption of the output PMOS transistor M1;
for V OUT=IOUT*ROUT at the output end of the current output type digital-to-analog converter, the current value in the feedback PMOS tube M2 is controlled by the voltage difference of V 1-VOUT, namely I M2=(V1-VOUT)/R1, and the current signal I M2 in the feedback PMOS tube M2 is transmitted to the resistor R2 at the ground end to obtain a voltage signal V2 which is proportional to the voltage difference of V 1-VOUT, namely V 2=(V1-VOUT)*R2/R1;
The second operational amplifier EA2, the comparator COMP1, the NMOS tube M3, the diode D and the inductor L form a boost circuit, the circuit adopts a peak current control mode with oblique wave compensation, the second operational amplifier EA2 converts an error signal of 0.8V-V 2 into a voltage control signal V C, the voltage control signal and an output signal of the current electric measuring circuit are compared with each other through the comparator COMP1 to control the duty ratio of the NMOS tube M3, so as to control the voltage value of the output voltage V1 of the boost converter, the control loop controls the voltage signal V2 based on the ground to 0.8V, (V 1-VOUT)*R2/R1 =0.8V, namely the voltage V 1-VOUT at the source and drain ends of the output PMOS tube M1 is controlled to 0.8V by R 1/R2 by the loop, which has no relation with the I OUT value and the R OUT value, and therefore the power consumption of the output stage of the digital-to-analog converter is reduced;
As shown in fig. 3, when I OUT increases, V OUT follows the increase V OUT=IOUT*ROUT, and because the loop response requires time, V 1-VOUT decreases, and when the loop re-controls V2 to 0.8V, the value of V 1-VOUT is restored to be constant, so that the voltage across the source and drain of the output PMOS transistor M1 is fixed and is irrelevant to the value of I OUT、ROUT;
When I OUT decreases, V OUT follows the decrease in V OUT=IOUT*ROUT, V 1-VOUT increases due to the time required for loop response, and when the loop again controls V2 to 0.8V, the value of V 1-VOUT is restored to be constant, so that the voltage across the source and drain of the output PMOS tube M1 is fixed and is irrelevant to the values of I OUT and R OUT.
The boost converter suitable for DAC output stage power supply provided by the embodiment of the invention sequentially converts the source-drain voltage of the output PMOS tube into a voltage signal based on ground through the control loop, converts the voltage signal based on ground into the output voltage of the boost converter, and dynamically adjusts and reduces the power consumption of the output PMOS tube.
The foregoing description of embodiments of the invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the various embodiments described.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411321864.3A CN118842324B (en) | 2024-09-23 | 2024-09-23 | A boost converter and method suitable for powering DAC output stage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411321864.3A CN118842324B (en) | 2024-09-23 | 2024-09-23 | A boost converter and method suitable for powering DAC output stage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN118842324A CN118842324A (en) | 2024-10-25 |
| CN118842324B true CN118842324B (en) | 2025-03-04 |
Family
ID=93149813
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202411321864.3A Active CN118842324B (en) | 2024-09-23 | 2024-09-23 | A boost converter and method suitable for powering DAC output stage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN118842324B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105634279A (en) * | 2016-03-25 | 2016-06-01 | 东南大学 | Method for improving load transient response of single-inductor multi-output power converter |
| CN113849028A (en) * | 2021-10-25 | 2021-12-28 | 杭州和利时自动化有限公司 | Current output type AO circuit |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104750160B (en) * | 2013-12-30 | 2017-05-24 | 国民技术股份有限公司 | Output power control circuit of power amplifier |
| CN206788232U (en) * | 2017-04-24 | 2017-12-22 | 深圳市华芯邦科技有限公司 | Buck converter load current detection circuits with compensation circuit |
| CN113872603B (en) * | 2021-08-30 | 2023-10-03 | 北京时代民芯科技有限公司 | A dynamic power management circuit that controls the power supply of a current-mode digital-to-analog converter |
| CN115208190B (en) * | 2022-09-13 | 2022-12-20 | 深圳英集芯科技股份有限公司 | DCDC converter, switching power supply and electronic equipment |
| CN117040249A (en) * | 2023-07-31 | 2023-11-10 | 西安电子科技大学重庆集成电路创新研究院 | Self-adaptive on time generation circuit applied to DC/DC converter |
-
2024
- 2024-09-23 CN CN202411321864.3A patent/CN118842324B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105634279A (en) * | 2016-03-25 | 2016-06-01 | 东南大学 | Method for improving load transient response of single-inductor multi-output power converter |
| CN113849028A (en) * | 2021-10-25 | 2021-12-28 | 杭州和利时自动化有限公司 | Current output type AO circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN118842324A (en) | 2024-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10826392B2 (en) | Voltage regulator with an adaptive off-time generator | |
| TWI410033B (en) | Current mode buck converter with fixed pwm/pfm boundary | |
| US7336057B2 (en) | DC/DC converter | |
| TWI479782B (en) | Switching converter and control circuit and control method thereof | |
| CN107656124B (en) | Boost load current detection circuit and method without external sampling resistor | |
| US7180274B2 (en) | Switching voltage regulator operating without a discontinuous mode | |
| JP4823765B2 (en) | CURRENT OUTPUT TYPE DIGITAL / ANALOG CONVERTER, LOAD DRIVE DEVICE USING THE SAME, AND ELECTRONIC DEVICE | |
| US10566901B2 (en) | Constant-frequency control method with fast transient | |
| US7550955B2 (en) | Power supply circuit | |
| US20080175029A1 (en) | Burst mode operation in a DC-DC converter | |
| US7332831B2 (en) | Power supply apparatus with soft start control | |
| US10790737B2 (en) | Current threshold regulation method used in switching converters | |
| CN106856082B (en) | Power supply and driving method thereof | |
| US7301786B2 (en) | Quasi resonant type switching power supply apparatus with overcurrent limiting | |
| CN105048814A (en) | Flyback power supply and its control circuit and control method | |
| JPWO2005078910A1 (en) | Switching power supply device and portable device | |
| CN110764564B (en) | A voltage regulating circuit and ultrasonic equipment | |
| CN101686057A (en) | Digital-to-analog converter | |
| US9178417B2 (en) | DC-DC converter and voltage conversion method thereof | |
| US20210328509A1 (en) | Emulated current generation circuit of power converting circuit and method thereof | |
| US9979302B2 (en) | Device and method for closed-loop control of a power converter | |
| US20200366194A1 (en) | Switched-capacitor power converting apparatus and operating method thereof | |
| US20060006852A1 (en) | DC-DC converter circuit | |
| CN118842324B (en) | A boost converter and method suitable for powering DAC output stage | |
| CN110007707B (en) | Low dropout regulator and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |