[go: up one dir, main page]

CN119557254B - Memory circuit and device - Google Patents

Memory circuit and device

Info

Publication number
CN119557254B
CN119557254B CN202510137552.5A CN202510137552A CN119557254B CN 119557254 B CN119557254 B CN 119557254B CN 202510137552 A CN202510137552 A CN 202510137552A CN 119557254 B CN119557254 B CN 119557254B
Authority
CN
China
Prior art keywords
circuit
chip
power
signal
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202510137552.5A
Other languages
Chinese (zh)
Other versions
CN119557254A (en
Inventor
宁俊武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Yisu Technology Co ltd
Original Assignee
Shenzhen Yisu Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Yisu Technology Co ltd filed Critical Shenzhen Yisu Technology Co ltd
Priority to CN202510137552.5A priority Critical patent/CN119557254B/en
Publication of CN119557254A publication Critical patent/CN119557254A/en
Application granted granted Critical
Publication of CN119557254B publication Critical patent/CN119557254B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0068Battery or charger load switching, e.g. concurrent charging and load supply
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/266Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • G06F13/4077Precharging or discharging
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J50/00Circuit arrangements or systems for wireless supply or distribution of electric power
    • H02J50/10Circuit arrangements or systems for wireless supply or distribution of electric power using inductive coupling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10Energy storage using batteries

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

本发明公开了一种存储电路及设备,该存储电路包括存储器模块、电源电路、协议芯片和连接端口;所述连接端口用于连接外部设备;所述协议芯片用于获取握手信号;所述存储器模块与所述连接端口相连;所述电源电路用于在所述握手信号为第一放电信号时,控制所述电芯给所述存储器模块供电,并给所述外部设备充电,或者,控制所述外部设备给所述存储器模块供电;在所述握手信号为充电信号时,控制所述外部设备给所述存储器模块供电,或者,控制所述外部设备给所述存储器模块供电并给所述电芯充电。该存储电路可以实现在单个连接端口处同时进行数据传输和电芯的对外充/放电,一站式实现储能、充电和数据存储传输功能。

The present invention discloses a storage circuit and device, which includes a memory module, a power supply circuit, a protocol chip, and a connection port; the connection port is used to connect to an external device; the protocol chip is used to obtain a handshake signal; the memory module is connected to the connection port; the power supply circuit is used to control the battery cell to power the memory module and charge the external device when the handshake signal is a first discharge signal, or to control the external device to power the memory module; when the handshake signal is a charging signal, control the external device to power the memory module, or to control the external device to power the memory module and charge the battery cell. This storage circuit can realize simultaneous data transmission and external charging/discharging of the battery cell at a single connection port, realizing energy storage, charging, and data storage and transmission functions in one stop.

Description

Memory circuit and device
Technical Field
The present invention relates to the field of memory technologies, and in particular, to a memory circuit and a device.
Background
Currently, a USB Type-C interface is popular in a mobile terminal, and an external data storage device can be connected to expand the capacity of the mobile terminal or perform efficient and convenient data transmission. However, in order to reduce the thickness and volume of the device, only one data interface is reserved in the mobile terminal, so that charging and data transmission cannot be performed simultaneously, and when the mobile terminal is connected with an external data storage device, the mobile terminal needs to consume power, supplies power to the storage device, consumes more power, and if the functions of charging and data transmission are considered, an additional connection expansion dock and the like are needed, and the connecting wires are messy, so that the mobile terminal is inconvenient for daily use.
Disclosure of Invention
The embodiment of the invention provides a storage circuit and storage equipment, which are used for solving the problem that the existing mobile terminal equipment is inconvenient to simultaneously carry out data transmission and charging.
The embodiment of the invention provides a storage circuit, which comprises a memory module, a power supply circuit, a protocol chip and a connection port;
The connection port is used for connecting external equipment and carrying out charge and discharge and/or data transmission with the external equipment;
The protocol chip is connected with the connection port and is used for communicating with external equipment through the connection port to acquire a handshake signal;
the memory module is connected with the connection port;
The power supply circuit is used for connecting the battery core, is also connected with the memory module, the connection port and the protocol chip, and is used for controlling the battery core to supply power to the memory module and charging the external equipment through the connection port or controlling the external equipment to supply power to the memory module when the handshake signal is a first discharging signal;
And when the handshake signal is a charging signal, controlling the external equipment to supply power to the memory module through the connection port, or controlling the external equipment to supply power to the memory module through the connection port and charge the battery cell.
Preferably, the power supply circuit is further configured to obtain a battery cell state corresponding to the battery cell;
the power supply circuit is used for controlling the electric core to supply power to the memory module and charging the external equipment through the connection port when the handshake signal is a first discharge signal and the electric core state is a normal state;
when the handshake signal is a first discharge signal and the battery cell state is an abnormal state, controlling external equipment to supply power to the memory module;
when the handshake signal is a charging signal and the battery cell state is a normal state, controlling external equipment to supply power to the memory module and charge the battery cell;
and when the handshake signal is a charging signal and the battery core state is an abnormal state, controlling external equipment to supply power to the memory module.
Preferably, the memory module comprises a memory chip and a first buck circuit;
the storage chip is connected with the connection port and used for carrying out data transmission with external equipment;
the power supply circuit is connected with the memory chip through the first buck circuit and is used for supplying power to the memory chip based on preset power supply power.
Preferably, the protocol chip is connected to the first buck circuit, and is configured to control to turn off the first buck circuit when the handshake signal is a fast charging signal.
Preferably, the first buck circuit comprises a buck chip, a first inductor and a first capacitor;
The output end of the buck chip is connected with the first end of the first inductor, and the second end of the first inductor is connected with the storage chip;
the first end of the first capacitor is connected with a connecting node between the first inductor and the memory chip, and the second end of the first capacitor is grounded.
Preferably, the power supply circuit comprises a second buck circuit, a first power supply chip and a first switch circuit;
The first end of the second buck circuit is used for connecting the battery cell, the second end of the second buck circuit is connected with the first switch circuit through the first power chip, and the first switch circuit is connected with the connecting port and the memory module;
The first power chip is connected with the battery core and the protocol chip and is used for controlling the second buck circuit to be not operated and the first switch circuit to be operated when the handshake signal is a first discharge signal, supplying power to the memory module and charging the external device through the connection port, or controlling the second buck circuit and the first switch circuit to be not operated and enabling the external device to supply power to the memory module;
When the handshake signal is a charging signal, the second buck circuit and the first switch circuit are controlled to work, so that the external device supplies power to the memory module through the connection port and charges the battery cell, or the second buck circuit and the first switch circuit are controlled to not work, so that the external device supplies power to the memory module.
Preferably, the second buck circuit includes a second inductor and a second capacitor;
The first end of the second inductor is connected with the first power supply chip, and the second end of the second inductor is connected with the battery cell;
The first end of the second capacitor is connected with a connecting node between the second inductor and the battery cell, and the second end of the second capacitor is grounded.
Preferably, the storage circuit further comprises a wireless charging module, and the power supply circuit further comprises a second switch circuit;
one end of the second switch circuit is connected with a connecting node between the first switch circuit and the first power supply chip, and the other end of the second switch circuit is connected with the wireless charging module;
the wireless charging module is connected with the first power supply chip, is also used for carrying out electromagnetic coupling with external equipment, is communicated with the external equipment to obtain a second discharging signal, outputs a discharging starting signal to the first power supply chip according to the second discharging signal, and charges the external equipment when the second switching circuit is started;
The first power chip is used for controlling to start the second switch circuit according to the discharge start signal.
Preferably, the wireless charging module comprises a wireless charging control chip, a second power chip and a charging coil;
The wireless charging control chip is connected with the charging coil through the second power chip and is also connected with the first power chip, and is used for obtaining a second discharging signal through communication with external equipment when the external equipment is electromagnetically coupled with the charging coil, and outputting a discharging start signal to the first power chip based on the second discharging signal;
The second power chip is connected with the second switch circuit and is used for charging the external equipment through the charging coil when the second switch circuit is started.
Preferably, the wireless charging module further comprises a communication unit;
the first end of the communication unit is connected with the charging coil, the second end of the communication unit is connected with the second power chip, and the wireless charging control chip is connected with the third end of the communication unit and used for acquiring a second discharging signal.
Preferably, the wireless charging module further comprises an online upgrading unit;
the online upgrading unit is connected with the connecting port and the wireless charging control chip and is used for online upgrading the wireless charging control chip.
The embodiment of the invention also provides a memory device which comprises a battery cell and the memory circuit.
The embodiment of the application provides a storage circuit and equipment, wherein a power supply circuit and a protocol chip are arranged in the storage circuit, so that data transmission and external charging/discharging of a battery cell can be simultaneously carried out at a single connection port, one-port multi-purpose is realized, the functions of energy storage, charging and data storage transmission are realized, the problem that the existing electronic equipment cannot be simultaneously charged and data transmission with the storage equipment can be solved due to single-port arrangement is solved, the power supply circuit can supply power to a memory module by utilizing the electric quantity of the battery cell while the battery cell charges the external equipment, the problem that the power supply capacity of the port of the external equipment is insufficient and the power supply requirement of the memory module cannot be met is solved, and broken disks are prevented from dropping chains.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the description of the embodiments of the present invention will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a block diagram of a memory circuit according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a circuit structure of a memory circuit according to an embodiment of the invention;
FIG. 3 is a schematic diagram of a circuit structure of a memory circuit according to an embodiment of the invention;
FIG. 4 is a block diagram of a memory circuit according to an embodiment of the invention;
FIG. 5 is a schematic diagram of a circuit structure of a memory circuit according to an embodiment of the invention;
FIG. 6 is a schematic diagram of a circuit structure of a memory circuit according to an embodiment of the invention.
The device comprises a memory module 1, a memory chip 11, a memory chip 12, a first buck circuit 2, a power supply circuit 21, a second buck circuit 22, a first power supply chip 23, a first switch circuit 24, a second switch circuit 3, a protocol chip 4, a connection port 5, a battery core 6, a wireless charging module 61, a wireless charging control chip 62, a second power supply chip 63, a charging coil 64, a communication unit 65 and an online upgrading unit.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are some, but not all embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
It should be understood that the present invention may be embodied in various forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the dimensions and relative dimensions of layers and regions may be exaggerated for the same elements throughout for clarity.
It will be understood that when an element or layer is referred to as being "on," "adjacent," "connected to," or "coupled to" another element or layer, it can be directly on, adjacent, connected, or coupled to the other element or layer, or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on," "directly adjacent to," "directly connected to," or "directly coupled to" another element or layer, there are no intervening elements or layers present. It will be understood that, although the terms first, second, third, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
Spatially relative terms, such as "under," "below," "beneath," "under," "above," "over," and the like, may be used herein for ease of description to describe one element or feature's relationship to another element or feature as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use and operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements or features described as "under" or "beneath" other elements would then be oriented "on" the other elements or features. Thus, the exemplary terms "below" and "under" may include both an upper and a lower orientation. The device may be otherwise oriented (rotated 90 degrees or other orientations) and the spatially relative descriptors used herein interpreted accordingly.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term "and/or" includes any and all combinations of the associated listed items.
In the following description, for the purpose of providing a thorough understanding of the present invention, detailed structures and steps are presented in order to illustrate the technical solution presented by the present invention. Preferred embodiments of the present invention are described in detail below, however, the present invention may have other embodiments in addition to these detailed descriptions.
The embodiment of the invention provides a storage circuit, which comprises a memory module 1, a power supply circuit 2, a protocol chip 3 and a connection port 4, wherein the protocol chip 3 is connected with the connection port 4, the connection port 4 is used for connecting an external device and carrying out charge and discharge and/or data transmission with the external device, the protocol chip 3 is connected with the connection port 4 and is used for communicating with the external device through the connection port 4 to acquire handshake signals, the memory module 1 is connected with the connection port 4, the power supply circuit 2 is used for connecting a battery core 5 and is also connected with the memory module 1, the connection port 4 and the protocol chip 3, and is used for controlling the battery core 5 to supply power to the memory module 1 and charge the external device through the connection port 4 or only controlling the external device to supply power to the memory module 1 when the handshake signals are charging signals, or controlling the external device to supply power to the memory module 1 through the connection port 4 and charge the battery core 5 when the handshake signals are charging signals.
As an example, the memory circuit includes a memory module 1, a power supply circuit 2, a protocol chip 3, and a connection port 4. The connection port 4 may be a Type-C port, and is used for connecting an external device, such as a computer, a mobile phone, a charger, etc., where a single connection port 4 in a storage circuit cooperates with the power circuit 2, the memory module 1 and the protocol chip 3, so that discharging to the external device and data transmission can be performed simultaneously, or the external device charges the battery cell 5 connected to the power circuit 2 and performs data transmission simultaneously, or only charging/discharging or only data transmission is performed.
The protocol chip 3 is connected with the connection port 4, and can acquire handshake signals with the external device through the CC configuration channel when the connection port 4 is plugged in the external device, so as to judge uplink/downlink relation between the external device and the device, inform own power supply capability of the external device and identify power supply capability of the external device, and finally acquire handshake signals containing charging signals or discharging signals according to negotiation results, so that the power supply circuit 2 performs power transmission according to the handshake signals. For example, when the connection port 4 is plugged into the charger, the protocol chip 3 may communicate with the charger through the connection port 4, determine that the external device currently connected is DFP (Downstream Facing Port) devices, negotiate a transmission voltage with the external device, and obtain a handshake signal containing a charging signal, so that the power supply circuit 2 takes electricity from the charger terminal according to the transmission voltage negotiated in the handshake signal, and charges the battery cell 5.
The memory module 1 is connected to the connection port 4 for data transmission with an external device. The first end of the power supply circuit 2 is used for connecting the battery core 5, the second end of the power supply circuit 2 is connected with the connecting port 4 and the memory module 1, and the third end of the power supply circuit 2 is connected with the protocol chip 3. If the handshake signal obtained by handshake between the protocol chip 3 and the external device is the first discharge signal, the power supply circuit 2 can control the battery cell 5 to supply power to the memory module 1 and charge the external device according to the discharge voltage and other signals negotiated in the first discharge signal, so that the memory module 1 can respond to the data transmission requirement and perform data transmission with the external device, and the data transmission and the charging of the external device can be performed simultaneously. Further, the first power chip 22 provided in the power circuit 2 can detect the state of the battery cell, if the state of the battery cell is abnormal, for example, the electric quantity of the battery cell 5 is lower than a preset electric quantity value, or the temperature of the battery cell 5 is too high, the power circuit 2 cannot supply power to the memory module 1 and charge the external device based on the first discharge signal, and if the external device has a data transmission requirement, only the external device can supply power to the memory module 1 through the connection port 4, so that the memory module 1 can perform data transmission with the external device. If the handshake signal obtained by handshaking the protocol chip 3 and the external device is a charging signal, the power supply circuit 2 can control the external device to charge the battery cell 5 according to the charging signal and simultaneously supply power to the memory module 1, so that when the external device has a data transmission requirement, the memory module 1 can perform data transmission with the external device, so that data transmission and charging of the battery cell can be performed simultaneously, and further, if the battery cell state is an abnormal state, the power supply circuit 2 cannot control the external device to charge the battery cell 5 based on the charging signal, and only the external device can supply power to the memory module 1.
In this example, by setting the power supply circuit 2 and the protocol chip 3 in the storage circuit, data transmission and external charging/discharging of the battery cell 5 can be performed at the single connection port 4, so that one-port multi-purpose is realized, the functions of energy storage, charging and data storage and transmission are realized, the problem that the existing electronic equipment cannot be charged and data transmission can not be performed with the storage equipment at the same time due to single-port setting is solved, and the power supply circuit 2 in the application can supply power to the memory module 1 by utilizing the electric quantity of the battery cell 5 while the battery cell 5 charges the external equipment, and the problem that the power supply capacity of the port of the external equipment is insufficient and the power supply requirement of the memory module 1 cannot be met can be solved, so that broken disks are prevented from falling off chains.
In an embodiment, the power supply circuit 2 is further configured to obtain a battery cell state corresponding to the battery cell 5, the power supply circuit 2 is configured to control the battery cell 5 to supply power to the memory module 1 and charge the external device through the connection port 4 when the handshake signal obtained by the protocol chip 3 is a first discharge signal and the battery cell state is an abnormal state, control the external device to supply power to the memory module 1 when the handshake signal obtained by the protocol chip 3 is a charging signal and the battery cell state is a normal state, control the external device to supply power to the memory module 1 and charge the battery cell 5 when the handshake signal obtained by the protocol chip 3 is a charging signal and the battery cell state is an abnormal state, and control the external device to supply power to the memory module 1 when the handshake signal obtained by the protocol chip 3 is a charging signal and the battery cell state is an abnormal state.
As an example, the power supply circuit 2 is further configured to obtain a cell state corresponding to the cell 5. Specifically, a first power chip 22 may be disposed in the power circuit 2, where the first power chip 22 is connected to the electric core 5, and is configured to obtain electric core state information such as a current electric quantity and a current temperature of the electric core 5, and if any one of the obtained electric core state information is in an abnormal state, determine that the electric core state is in an abnormal state, for example, when the current electric quantity is lower than a preset electric quantity, or the current temperature of the electric core 5 is not in a preset temperature range, determine that the electric core state is in an abnormal state, otherwise, determine that the electric core state is in a normal state.
When the state of the battery cell is normal and the handshake signal acquired by the protocol chip 3 is the first discharge signal, the power supply circuit 2 controls the battery cell 5 to supply power to the memory module 1 and charge external equipment, and when the state of the battery cell is abnormal and the handshake signal acquired by the protocol chip 3 is the first discharge signal, the power supply circuit 2 controls the external equipment to supply power to the memory module 1. When the battery cell state is in a normal state and the handshake signal acquired by the protocol chip 3 is a charging signal, the power supply circuit 2 controls the external device to supply power to the memory module 1 and controls the external device to charge the battery cell 5, and when the battery cell state is in an abnormal state and the handshake signal acquired by the protocol chip 3 is a charging signal, the power supply circuit 2 only controls the external device to supply power to the memory module 1. By detecting the state of the battery cell, the battery cell can be prevented from exchanging electric energy with the battery cell 5 when the state of the battery cell is poor, such as too low electric quantity or overheat, and adverse phenomena such as overdischarge or overheat of the battery cell 5 are prevented, so that charge and discharge safety is ensured.
In one embodiment, the memory module 1 comprises a memory chip 11 and a first buck circuit 12, the memory chip 11 is connected with the connection port 4 for data transmission with external equipment, and the power supply circuit 2 is connected with the memory chip 11 through the first buck circuit 12 for supplying power to the memory chip 11 based on preset power supply power.
As an example, the memory module 1 includes a memory chip 11 and a first buck circuit 12. The first buck circuit 12 is a circuit for DC-DC converting the voltage output from the power supply circuit 2. The memory chip 11 is connected to the connection port 4 for data transmission with an external device, a first end of the first buck circuit 12 is connected to a second end of the power supply circuit 2, and a second end of the first buck circuit 12 is connected to the memory chip 11 for DC-DC conversion of the voltage output from the power supply circuit 2. When the power supply circuit 2 controls the battery cell 5 to discharge to the outside, the first buck circuit 12 can perform DC-DC conversion on the voltage output by the battery cell 5, obtain a supply voltage, for example, 5V voltage, and supply the supply voltage to the memory chip 11 for use, so that the memory chip 11 can operate based on a preset supply power. In this example, the power supply circuit 2 can utilize electric quantity of the electric core 5 to supply power to the storage chip 11 based on preset power supply when the electric core 5 charges external equipment, can ensure stable transmission of data, solves the problem that the power supply capacity of the port of the external equipment is insufficient, cannot meet the power supply requirement of the storage chip 11, and prevents broken disks from dropping chains.
In an embodiment, the protocol chip 3 is connected to the first buck circuit 12 and is used for controlling to turn off the first buck circuit 12 when the handshake signal is a fast charge signal.
As an example, the protocol chip 3 is also connected to the first buck circuit 12. When the external device is plugged into the connection port 4, the protocol chip 3 can determine whether the handshake signal is a fast charging signal according to information such as charging voltage or charging power negotiated with the external device in the handshake signal, if the handshake signal is the fast charging signal, the first buck circuit 12 is controlled to be turned off, power supply to the memory chip 11 is stopped, a data transmission function is turned off, and therefore heating during fast charging is relieved, for example, when the connection port 4 is plugged into a charger with a PD fast charging function, the protocol chip 3 can determine that the handshake signal is the fast charging signal according to information such as charging voltage or charging power negotiated with the external device in the handshake signal, and control the first buck circuit 12 to be turned off, so that power supply to the memory chip 11 is stopped. Further, if the handshake signal is not a fast charge signal, the first buck circuit 12 is still kept in an on state, so that the external device can normally use the data transmission function, for example, when the connection port 4 is plugged into the computer, the protocol chip 3 can determine that the handshake signal is not the fast charge signal according to the charging voltage or charging power and other information negotiated with the external device in the handshake signal, and the protocol chip 3 keeps the first buck circuit 12 in an on state and normally supplies power to the memory chip 11, so that the computer can normally perform data transmission with the memory chip 11 when the computer has a data transmission requirement.
In one embodiment, as shown in fig. 2, the first buck circuit 12 includes a buck chip U1, a first inductor L1 and a first capacitor C1, an input terminal VIN of the buck chip U1 is connected to a second terminal of the power circuit 2, an output terminal SW of the buck chip U1 is connected to a first terminal of the first inductor L1, a second terminal of the first inductor L1 is connected to the memory chip 11, and a first terminal of the first capacitor C1 is connected to a connection node between the first inductor L1 and the memory chip 11, and a second terminal of the first capacitor C1 is grounded.
As an example, the first buck circuit 12 includes a buck chip U1, a first inductor L1, and a first capacitor C1, where an input terminal VIN of the buck chip U1 is connected to a second terminal of the power circuit 2, that is, a connection node vbus_in_sys between the power circuit 2 and the connection port 4, an output terminal SW of the buck chip U1 is connected to a first terminal of the first inductor L1, a second terminal of the first inductor L1 is connected to the memory chip 11, a first terminal of the first capacitor C1 is connected to a connection node between the first inductor L1 and the memory chip 11, and a second terminal of the first capacitor C1 is grounded. The output terminal SW of the buck chip U1 is configured to output a PWM signal, when the output terminal SW of the buck chip U1 outputs a high level signal, electric energy is stored in the first inductor L1, and when the output terminal SW of the buck chip U1 outputs a low level signal, the electric energy stored in the first inductor L1 is released to supply power to the connected memory chip 11.
In an embodiment, as shown in fig. 1 and 3, the power supply circuit 2 includes a second buck circuit 21, a first power supply chip 22, and a first switching circuit 23. The first end of the second buck circuit 21 is used for being connected with the battery core 5, the second end of the second buck circuit 21 is connected with the first switch circuit 23 through the first power chip 22, the first switch circuit 23 is connected with the connection port 4 and the memory module 1, the first power chip 22 is connected with the battery core 5 and the protocol chip 3, and is used for controlling the second buck circuit 21 to be not operated, the first switch circuit 23 to operate and supply power to the memory module 1, and supplying power to the external device through the connection port 4, or controlling the second buck circuit 21 and the first switch circuit 23 to be not operated and supply power to the memory module 1 by the external device when the handshake signal is a charging signal, and controlling the second buck circuit 21 and the first switch circuit 23 to operate and supply power to the memory module 1 by the external device through the connection port 4 and charge the battery core 5, or controlling the second buck circuit 21 and the first switch circuit 23 to be not operated and supply power to the memory module 1 by the external device when the handshake signal is a charging signal.
As an example, the power supply circuit 2 includes a second buck circuit 21, a first power supply chip 22, and a first switch circuit 23. The first end of the second buck circuit 21 is used for connecting the battery core 5, the second end of the second buck circuit 21 is connected with the first switch circuit 23 through the first power chip 22, and the second buck circuit 21 is a circuit for performing DC-DC conversion on voltage input by external equipment. The first switching circuit 23 is connected to the connection port 4 and the memory module 1, and the first power supply chip 22 is connected to the battery cell 5 and the protocol chip 3. The first switch circuit 23 may include a first MOS transistor Q1, where a drain of the first MOS transistor Q1 is connected to a voltage output terminal VOUT of the first power chip 22, a GATE of the first MOS transistor Q1 is connected to a first output control terminal GATE1 of the first power chip 22, and a source of the first MOS transistor Q1 is connected to the connection port 4 and the memory module 1, so as to be turned on/off under control of the first power chip 22, so as to implement on/off of the first switch circuit 23, the first power chip 22 may adopt a first power chip 22 with a model SW6206, obtain an output voltage of the battery cell 5 through an electric quantity detection pin BAT, detect an electric quantity of the battery cell 5, obtain a temperature of the battery cell 5 through a temperature detection pin, and communicate with the protocol chip 3 through a communication pin, so as to obtain information such as a charge/discharge voltage based on handshake signals. When the handshake signal obtained by the protocol chip 3 is the first discharging signal, the first power chip 22 can control the second buck circuit 21 to be not operated and start the first switch circuit 23, so that the electric energy output by the battery cell 5 through the electric quantity detection pin BAT can be continuously output to the external device through the first switch circuit 23 to charge the external device, further, when the first power chip 22 detects that the state of the battery cell is abnormal, for example, the electric quantity of the battery cell 5 is smaller than a preset electric quantity value or the temperature of the battery cell 5 is not within a preset range, the second buck circuit 21 is controlled to be not operated and the first switch circuit 23 is turned off, so that the battery cell 5 cannot charge the external device, and cannot supply power to the memory module 1, the battery cell 5 is protected, and only the interface output voltage of the external device can be used for supplying power to the memory module 1 to maintain the data transmission function. The first power chip 22 can also control the second buck circuit 21 to work and turn on the first switch circuit 23 when the handshake signal acquired by the protocol chip 3 is a charging signal, so that electric energy output by the external device can flow to the battery core 5 through the first switch circuit 23 and the second buck circuit 21 to charge the battery core 5, further, when the first power chip 22 detects that the battery core state is abnormal, the second buck circuit 21 is controlled to not work and turn off the first switch circuit 23, so that the external device cannot charge the battery core 5, the battery core 5 is protected, and only the external device is kept to supply power to the memory module 1 at the moment so as to maintain the output transmission function.
In one embodiment, as shown in fig. 3, the second buck circuit 21 includes a second inductor L2 and a second capacitor C2, where a first end of the second inductor L2 is connected to the first power chip 22, a second end of the second inductor L2 is connected to the battery cell 5, and a first end of the second capacitor C2 is connected to a connection node between the second inductor L2 and the battery cell 5, and a second end of the second capacitor C2 is grounded.
As an example, the second buck circuit 21 includes a second inductor L2 and a second capacitor C2, where a first end of the second inductor L2 is connected to the signal output SW of the first power chip 22, a second end of the second inductor L2 is connected to the battery cell 5, and a first end of the second capacitor C2 is connected to a connection node between the second inductor L2 and the battery cell 5, and a second end of the second capacitor C2 is grounded. The signal output terminal SW of the first power chip 22 is configured to output a PWM signal, when the signal output terminal SW of the first power chip 22 outputs a high level signal, electric energy is stored in the second inductor L2, and when the signal output terminal SW of the first power chip 22 outputs a low level signal, the electric energy stored in the second inductor L2 is released to supply power to the connected battery cell 5.
In an embodiment, the storage circuit further comprises a wireless charging module 6, the power supply circuit 2 further comprises a second switch circuit 24, one end of the second switch circuit 24 is connected with a connection node between the first switch circuit 23 and the first power supply chip 22, the other end of the second switch circuit 24 is connected with the wireless charging module 6, the wireless charging module 6 is connected with the first power supply chip 22 and is further used for being electromagnetically coupled with external equipment to communicate with the external equipment to obtain a second discharging signal, a discharging start signal is output to the first power supply chip 22 according to the second discharging signal, and when the second switch circuit 24 is started, the external equipment is charged, and the first power supply chip 22 is used for controlling to start the second switch circuit 24 according to the discharging start signal.
As an example, the memory circuit further comprises a wireless charging module 6, and the power supply circuit 2 further comprises a second switching circuit 24. One end of the second switch circuit 24 is connected with a connection node between the first switch circuit 23 and the first power chip 22, the other end of the second switch circuit 24 is connected with the wireless charging module 6, wherein the second switch circuit 24 can comprise a second MOS tube Q2, a grid electrode of the second MOS tube Q2 is connected with the first power chip 22, a drain electrode of the second MOS tube Q2 is connected with the connection node between the first switch circuit 23 and the first power chip 22, and a source electrode of the second MOS tube Q2 is connected with the wireless charging module 6 so as to be turned on/off under the control of the first power chip 22, so that the on/off of the second switch circuit 24 is realized, and the on/off of the power supply of the wireless charging module 6 is realized. The wireless charging module 6 is connected to the first power chip 22 and is further configured to perform electromagnetic coupling with an external device through the charging coil 63, and when the external device approaches to the charging coil 63, the wireless charging module 6 may perform magnetic coupling with the charging coil 63, so that the wireless charging module 6 may further perform communication handshake with the external device through the magnetic coupling to obtain a second discharging signal including a charging voltage, a charging power, and the like, the wireless charging module 6 may perform I2C communication with the first power chip 22, continuously send a discharging start signal to the first power chip 22 according to the second discharging signal, so that the first power chip 22 controls to start the second switch circuit 24, and after the second switch circuit 24 is started, the wireless charging module 6 may process electric energy output by the power circuit 2 and charge the external device through the charging coil 63. Further, when the first power chip 22 detects that the state of the battery cell is abnormal, the second switch circuit 24 is not turned on even if the discharge start signal sent by the wireless charging module 6 is detected, so as to protect the battery cell 5.
In one embodiment, as shown in fig. 4, the wireless charging module 6 includes a wireless charging control chip 61, a second power chip 62 and a charging coil 63, where the wireless charging control chip 61 is connected to the charging coil 63 through the second power chip 62 and also connected to the first power chip 22, and is configured to communicate with an external device to obtain a second discharging signal when the external device is electromagnetically coupled to the charging coil 63, and output a discharging start signal to the first power chip 22 based on the second discharging signal, and the second power chip 62 is connected to the second switching circuit 24, and is configured to charge the external device through the charging coil 63 when the second switching circuit 24 is turned on.
As an example, the wireless charging module 6 includes a wireless charging control chip 61, a second power supply chip 62, and a charging coil 63. The wireless charging control chip 61 is connected with the charging coil 63 through the wireless charging module 6, when an external device approaches the charging coil 63, the wireless charging control chip 61 can be magnetically coupled with the charging coil 63 so that current is generated in the charging coil 63, the wireless charging control chip 61 can further perform communication handshake with the external device by detecting the current generated by electromagnetic induction, a second discharging signal containing charging voltage, charging power and the like is obtained, the wireless charging control chip 61 is further connected with the first power chip 22, I2C communication can be performed with the first power chip 22, and a discharging start signal is output to the first power chip 22 based on the second discharging signal so that the first power chip 22 starts the second switch circuit 24. The second power chip 62 is a wireless charging power chip, and is connected to the second switch circuit 24 and the charging coil 63, and when the second switch circuit 24 is turned on, the second power chip 62 can process the electric energy output by the power circuit 2 and charge the external device through the charging coil 63. Further, when the first power chip 22 detects that the state of the battery cell is abnormal, the second switch circuit 24 is not turned on even if the discharge start signal sent by the wireless charging module 6 is detected, so as to protect the battery cell 5.
In one embodiment, as shown in fig. 4, the wireless charging module 6 further includes a communication unit 64, wherein a first end of the communication unit 64 is connected to the charging coil 63, a second end of the communication unit 64 is connected to the second power chip 62, and the wireless charging control chip 61 is connected to a third end of the communication unit 64 for obtaining the second discharging signal.
As an example, the wireless charging module 6 further includes a communication unit 64, a first end of the communication unit 64 is connected to the charging coil 63 for obtaining a magnetically induced current when an external device is magnetically coupled to the charging coil 63, a second end of the communication unit 64 is connected to a communication pin VDM of the second power chip 62, the second power chip 62 is capable of providing a reference voltage to the communication unit 64, and a third end of the communication unit 64 is connected to the wireless charging control chip 61 for obtaining a second discharging signal when a magnetically induced current is generated in the charging coil 63. Specifically, as shown in fig. 5, the communication unit 64 may include a first diode D1, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, a third capacitor C3, a fourth capacitor C4, and a fifth capacitor C5. The third capacitor C3 and the fourth capacitor C4 are connected in series between the communication pin VDM of the second power chip 62 and the ground, the anode of the first diode D1 is connected with the charging coil 63, the cathode of the first diode D1 is connected with the first end of the first resistor R1, the second end of the first resistor R1 is connected with the first end of the second resistor R2, the second end of the second resistor R2 is connected with a connecting node between the third capacitor C3 and the fourth capacitor C4, the first end of the third resistor R3 and the first end of the fifth capacitor C5 are connected with the connecting node between the first resistor R1 and the second resistor R2, the second end of the third resistor R3 and the second end of the fifth capacitor C5 are grounded, the first end of the fourth resistor R4 is connected with the second end of the third resistor R3, the second end of the fourth resistor R4 is connected with the second end of the fifth capacitor C5, and the wireless charging control chip 61 is connected with the first end of the fourth resistor R4.
In one embodiment, as shown in fig. 4, the wireless charging module 6 further includes an online upgrade unit 65, where the online upgrade unit 65 is connected to the connection port 4 and the wireless charging control chip 61, and is used for online upgrade of the wireless charging control chip 61.
As an example, the wireless charging module 6 further includes an online upgrade unit 65. Specifically, as shown in fig. 6, the online upgrade unit 65 includes a third MOS transistor Q3 and a fourth MOS transistor Q4, the third MOS transistor Q3 is a PMOS transistor, the fourth MOS transistor Q4 is an NMOS transistor, a source electrode of the third MOS transistor Q3 is connected to the connection port 4, a drain electrode of the third MOS transistor Q3 is connected to the power supply pin VC of the wireless charging control chip 61, a gate electrode of the third MOS transistor Q3 is connected to a drain electrode of the fourth MOS transistor Q4, a source electrode of the fourth MOS transistor Q4 is grounded, a gate electrode of the fourth MOS transistor Q4 is connected to an enable end of the wireless charging control chip 61, a communication pin CL and DA of the wireless charging control chip 61 are connected to the connection port 4, and when an online upgrade signal is generated at the connection port 4, a high level signal is output from the enable pin EN, so that the fourth MOS transistor Q4 of the third MOS transistor Q3 is turned on, and electric energy output from the connection port 4 can be transmitted to the power supply pin VC of the wireless charging control chip 61, so that the wireless charging control chip 61 can receive an online upgrade instruction via the communication pin CL and the connection port 4 to update the wireless charging control chip 61.
The embodiment of the invention also provides a memory device which comprises the battery cell 5 and the memory circuit in the embodiment.
As an example, the memory device includes the battery cell 5 and the memory circuit in the above example. In this example, by setting the power supply circuit 2 and the protocol chip 3 in the storage circuit, data transmission and external charging/discharging of the battery cell 5 can be performed at the single connection port 4, so that one-port multi-purpose is realized, the functions of energy storage, charging and data storage and transmission are realized, the problem that the existing electronic equipment cannot be charged and data transmission can not be performed with the storage equipment at the same time due to single-port setting is solved, and the power supply circuit 2 in the application can supply power to the memory module 1 by utilizing the electric quantity of the battery cell 5 while the battery cell 5 charges the external equipment, and the problem that the power supply capacity of the port of the external equipment is insufficient and the power supply requirement of the memory module 1 cannot be met can be solved, so that broken disks are prevented from falling off chains.
The foregoing embodiments are merely illustrative of the technical solutions of the present invention, and not restrictive, and although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that modifications may still be made to the technical solutions described in the foregoing embodiments or equivalent substitutions of some technical features thereof, and that such modifications or substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims (11)

1. The memory circuit is characterized by comprising a memory module, a power supply circuit, a protocol chip and a connection port;
The connection port is used for connecting external equipment and carrying out charge and discharge and/or data transmission with the external equipment;
The protocol chip is connected with the connection port and is used for communicating with external equipment through the connection port to acquire a handshake signal;
the memory module comprises a memory chip and a first buck circuit;
the storage chip is connected with the connection port and used for carrying out data transmission with external equipment;
The power supply circuit is used for connecting the battery core, is also connected with the connecting port and the protocol chip, is connected with the storage chip through the first buck circuit, and is used for controlling the battery core to supply power to the memory module when the handshake signal is a first discharge signal and charging the external equipment through the connecting port so that the memory module can respond to the data transmission requirement and transmit data with the external equipment, and the data transmission and the charging of the external equipment can be simultaneously carried out or the external equipment is controlled to supply power to the memory module;
When the handshake signal is a charging signal, controlling the external device to supply power to the memory module through the connection port, or controlling the external device to supply power to the memory module through the connection port and charge the battery cell;
The protocol chip is connected with the first buck circuit and is used for controlling to turn off the first buck circuit when the handshake signal is a fast charging signal.
2. The memory circuit of claim 1, wherein the power circuit is further configured to obtain a cell state corresponding to the cell;
the power supply circuit is used for controlling the electric core to supply power to the memory module and charging the external equipment through the connection port when the handshake signal is a first discharge signal and the electric core state is a normal state;
when the handshake signal is a first discharge signal and the battery cell state is an abnormal state, controlling external equipment to supply power to the memory module;
when the handshake signal is a charging signal and the battery cell state is a normal state, controlling external equipment to supply power to the memory module and charge the battery cell;
and when the handshake signal is a charging signal and the battery core state is an abnormal state, controlling external equipment to supply power to the memory module.
3. The memory circuit of claim 1, wherein the power supply circuit is configured to supply power to the memory chip based on a preset power supply.
4. The memory circuit of claim 1, wherein the first buck circuit includes a buck chip, a first inductor, and a first capacitor;
The output end of the buck chip is connected with the first end of the first inductor, and the second end of the first inductor is connected with the storage chip;
the first end of the first capacitor is connected with a connecting node between the first inductor and the memory chip, and the second end of the first capacitor is grounded.
5. The memory circuit of claim 1, wherein the power supply circuit comprises a second buck circuit, a first power supply chip, and a first switching circuit;
The first end of the second buck circuit is used for connecting the battery cell, the second end of the second buck circuit is connected with the first switch circuit through the first power chip, and the first switch circuit is connected with the connecting port and the memory module;
The first power chip is connected with the battery core and the protocol chip and is used for controlling the second buck circuit to be not operated and the first switch circuit to be operated when the handshake signal is a first discharge signal, supplying power to the memory module and charging the external device through the connection port, or controlling the second buck circuit and the first switch circuit to be not operated and enabling the external device to supply power to the memory module;
When the handshake signal is a charging signal, the second buck circuit and the first switch circuit are controlled to work, so that the external device supplies power to the memory module through the connection port and charges the battery cell, or the second buck circuit and the first switch circuit are controlled to not work, so that the external device supplies power to the memory module.
6. The memory circuit of claim 5, wherein the second buck circuit includes a second inductor and a second capacitor;
The first end of the second inductor is connected with the first power supply chip, and the second end of the second inductor is connected with the battery cell;
The first end of the second capacitor is connected with a connecting node between the second inductor and the battery cell, and the second end of the second capacitor is grounded.
7. The memory circuit of claim 5, further comprising a wireless charging module, the power supply circuit further comprising a second switching circuit;
one end of the second switch circuit is connected with a connecting node between the first switch circuit and the first power supply chip, and the other end of the second switch circuit is connected with the wireless charging module;
the wireless charging module is connected with the first power supply chip, is also used for carrying out electromagnetic coupling with external equipment, is communicated with the external equipment to obtain a second discharging signal, outputs a discharging starting signal to the first power supply chip according to the second discharging signal, and charges the external equipment when the second switching circuit is started;
The first power chip is used for controlling to start the second switch circuit according to the discharge start signal.
8. The memory circuit of claim 7, wherein the wireless charging module comprises a wireless charging control chip, a second power chip, and a charging coil;
The wireless charging control chip is connected with the charging coil through the second power chip and is also connected with the first power chip, and is used for obtaining a second discharging signal through communication with external equipment when the external equipment is electromagnetically coupled with the charging coil, and outputting a discharging start signal to the first power chip based on the second discharging signal;
The second power chip is connected with the second switch circuit and is used for charging the external equipment through the charging coil when the second switch circuit is started.
9. The memory circuit of claim 8, wherein the wireless charging module further comprises a communication unit;
the first end of the communication unit is connected with the charging coil, the second end of the communication unit is connected with the second power chip, and the wireless charging control chip is connected with the third end of the communication unit and used for acquiring a second discharging signal.
10. The memory circuit of claim 8, wherein the wireless charging module further comprises an online upgrade unit;
the online upgrading unit is connected with the connecting port and the wireless charging control chip and is used for online upgrading the wireless charging control chip.
11. A memory device comprising a cell and the memory circuit of any one of claims 1-10.
CN202510137552.5A 2025-02-07 2025-02-07 Memory circuit and device Active CN119557254B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202510137552.5A CN119557254B (en) 2025-02-07 2025-02-07 Memory circuit and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202510137552.5A CN119557254B (en) 2025-02-07 2025-02-07 Memory circuit and device

Publications (2)

Publication Number Publication Date
CN119557254A CN119557254A (en) 2025-03-04
CN119557254B true CN119557254B (en) 2025-09-09

Family

ID=94765506

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202510137552.5A Active CN119557254B (en) 2025-02-07 2025-02-07 Memory circuit and device

Country Status (1)

Country Link
CN (1) CN119557254B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114448010A (en) * 2020-11-06 2022-05-06 格力博(江苏)股份有限公司 A charging and discharging control system, method and battery pack
CN221551213U (en) * 2023-10-16 2024-08-16 赣州得辉达科技有限公司 Interface control circuit and electronic equipment

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN207677460U (en) * 2017-11-07 2018-07-31 深圳市昇耀光电科技有限公司 USB flash disk charger baby and its control circuit
CN212343393U (en) * 2020-07-16 2021-01-12 深圳市恩潮盛科技有限公司 Multifunctional portable mobile power supply
CN219322111U (en) * 2023-01-29 2023-07-07 深圳市腾腾高科电子技术有限公司 PD charges and data transmission device based on Type-C interface
CN116599195B (en) * 2023-07-14 2023-10-27 东莞市奥海科技股份有限公司 Charging circuit with storage function and charger
CN118473035B (en) * 2023-09-15 2025-04-11 荣耀终端股份有限公司 Electronic device, control method and related device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114448010A (en) * 2020-11-06 2022-05-06 格力博(江苏)股份有限公司 A charging and discharging control system, method and battery pack
CN221551213U (en) * 2023-10-16 2024-08-16 赣州得辉达科技有限公司 Interface control circuit and electronic equipment

Also Published As

Publication number Publication date
CN119557254A (en) 2025-03-04

Similar Documents

Publication Publication Date Title
CN110741528B (en) Battery power supply circuit, equipment to be charged and charging control method
US9203254B2 (en) Power management circuit for a portable electronic device including USB functionality and method for doing the same
CN202872406U (en) Interface multiplexing circuit and mobile terminal
TWI461891B (en) Power managing circuit and the method thereof
CN102640076B (en) Power converter with reduced power consumption when toggling between sleep and normal modes during device charging
CN101901201B (en) Method and device for realizing USB OTG function on electronic equipment
US10574073B2 (en) Electronic device and method for controlling power supply
US9673638B2 (en) Apparatus and method for a switching power converter
CN107465240A (en) A kind of intelligent movable power supplies and carry out the method for usb data communication with it
CN208174340U (en) The power supply circuit and electronic product of portable electronic product with OTG function
CN105789991A (en) Concentrator with combined power supply
WO2018127105A1 (en) Charging and mutual charging apparatus for combined intelligent devices, and charging method
TW201110502A (en) Power supply system for power saving and method thereof
CN110994769A (en) Double-battery system and mobile terminal equipment
CN109921481A (en) OTG device and power supply method for supplying power to communication objects during USB communication
CN114243871B (en) Charging and discharging circuit, electronic equipment and electronic system
CN101546918A (en) Device and method for charging USB
CN108347089A (en) Power transfer controller, power transfer system and power transfer method
CN114914964A (en) Charging box and circuit thereof, wireless earphone and circuit thereof, and charging method
CN208046271U (en) Bidirectional buck-boost mobile power supply with communication function
JP2010157198A (en) Portable electronic device and adapter thereof
TW201701562A (en) Mobile charge-discharge device
CN119557254B (en) Memory circuit and device
CN116599195B (en) Charging circuit with storage function and charger
EP4344002A1 (en) Card-type usb c transfer device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant