[go: up one dir, main page]

CN110691459A - Circuit board structure for forming connecting terminal by limiting opening window through solder mask - Google Patents

Circuit board structure for forming connecting terminal by limiting opening window through solder mask Download PDF

Info

Publication number
CN110691459A
CN110691459A CN201810817338.4A CN201810817338A CN110691459A CN 110691459 A CN110691459 A CN 110691459A CN 201810817338 A CN201810817338 A CN 201810817338A CN 110691459 A CN110691459 A CN 110691459A
Authority
CN
China
Prior art keywords
solder mask
circuit board
board structure
conductive medium
connection terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810817338.4A
Other languages
Chinese (zh)
Inventor
李远智
李家铭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Uniflex Technology Inc
Original Assignee
Uniflex Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Uniflex Technology Inc filed Critical Uniflex Technology Inc
Publication of CN110691459A publication Critical patent/CN110691459A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10106Light emitting diode [LED]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Led Device Packages (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

The invention provides a circuit board structure for forming a connecting terminal by limiting windowing through solder mask, which comprises: a substrate, a solder mask layer and a curable conductive medium. The substrate has a plurality of connection terminals. The solder mask is formed on the surface of the substrate and has a plurality of openings respectively corresponding to the connection terminals. The offset between the top surface of the solder mask layer and the top surface of the connecting terminal is larger than 5 mu m. The curable conductive medium is respectively filled in the openings and is used for electrically connecting the connecting terminals, and the offset from the curable conductive medium to the top surface of the solder mask layer is less than 5 mu m.

Description

利用防焊限定开窗形成连接端子的电路板结构Circuit board structure using solder mask to define openings to form connecting terminals

技术领域technical field

本发明是有关一种利用防焊限定开窗形成连接端子的电路板结构。The present invention relates to a circuit board structure that utilizes solder resist to define openings to form connecting terminals.

背景技术Background technique

随着电子产品的小型化趋势,电路板也需制作地更加加轻薄,使得电路板上的导电线路及连接端子的排列也越来越密集,发光二极管尺寸也愈来愈小。相应地,在组装过程中,对所述发光二极管的组装精度的要求也越来越高。With the trend of miniaturization of electronic products, circuit boards need to be made thinner and lighter, so that the arrangement of conductive lines and connecting terminals on the circuit boards is becoming more and more dense, and the size of light-emitting diodes is also getting smaller and smaller. Correspondingly, during the assembly process, the requirements for the assembly precision of the light-emitting diodes are also getting higher and higher.

通常来说,电路板上大多具有用以防潮、绝缘及防焊的防焊层,且防焊层的厚度至少需要大于10μm才能达到绝缘及屏蔽的效果。然而,由于发光二极管的连接垫通常较薄,使得发光二极管的连接垫不易完全地和基板的连接端子相连接,因而导致接触不良的问题产生。Generally speaking, most circuit boards have a solder mask for moisture-proof, insulation and solder mask, and the thickness of the solder mask needs to be at least greater than 10 μm to achieve the effect of insulation and shielding. However, since the connection pads of the light emitting diodes are usually thin, it is difficult for the connection pads of the light emitting diodes to be completely connected with the connection terminals of the substrate, thus resulting in the problem of poor contact.

是以,如何降低发光二极管的连接垫与连接端子接触不良的问题发生,为本发明欲解决的技术课题。Therefore, how to reduce the problem of poor contact between the connection pads and the connection terminals of the light-emitting diodes is a technical problem to be solved by the present invention.

发明内容SUMMARY OF THE INVENTION

有鉴于此,本发明的主要目的在于提供一种可降低接触不良问题发生的电路板结构。In view of this, the main purpose of the present invention is to provide a circuit board structure that can reduce the occurrence of poor contact.

为了达成上述的目的,本发明提供一种利用防焊限定开窗形成连接端子的电路板结构,包括:一基板、一防焊层及一可固化导电介质。基板具有多个连接端子。防焊层形成于基板表面,且具有多个分别对应于连接端子的开口,其中防焊层顶面至连接端子顶面的断差大于5μm。可固化导电介质则分别填充于开口中并用以电性连接连接端子,其中可固化导电介质至防焊层顶面的断差小于5μm。In order to achieve the above-mentioned purpose, the present invention provides a circuit board structure using a solder mask to define a window to form a connection terminal, comprising: a substrate, a solder mask layer and a curable conductive medium. The substrate has a plurality of connection terminals. The solder resist layer is formed on the surface of the substrate and has a plurality of openings respectively corresponding to the connection terminals, wherein the disconnection from the top surface of the solder resist layer to the top surface of the connection terminals is greater than 5 μm. The curable conductive medium is respectively filled in the openings and used to electrically connect the connection terminals, wherein the difference between the curable conductive medium and the top surface of the solder resist layer is less than 5 μm.

所述利用防焊限定开窗形成连接端子的电路板结构更包括至少一覆晶LED,覆晶LED包括一发光二极管、一P极连接垫及一N极连接垫。P极连接垫及N极连接垫分别接触并电性连接于填充在开口中的可固化导电介质。The circuit board structure using the solder mask to define the window to form the connection terminal further includes at least one flip-chip LED, and the flip-chip LED includes a light emitting diode, a P-pole connection pad and an N-pole connection pad. The P-pole connection pad and the N-pole connection pad are respectively in contact with and electrically connected to the curable conductive medium filled in the opening.

所述利用防焊限定开窗形成连接端子的电路板结构进一步满足下列关系式:The circuit board structure using the solder mask to define the window to form the connection terminal further satisfies the following relationship:

X+Y≧Z;X+Y≧Z;

其中,X为P极连接垫及N极连接垫的厚度,Y为可固化导电介质的厚度,Z为防焊层顶面至连接端子顶面的断差。Wherein, X is the thickness of the P-pole connection pad and the N-pole connection pad, Y is the thickness of the curable conductive medium, and Z is the disconnection from the top surface of the solder mask to the top surface of the connection terminal.

所述连接端子包括一衬底电路层及一表面镀层。The connecting terminal includes a substrate circuit layer and a surface plating layer.

所述表面镀层的材质为:镍、金、银、钯或其合金。The material of the surface plating layer is: nickel, gold, silver, palladium or alloys thereof.

所述可固化导电介质可为:导电铜胶、导电银胶、导电石墨胶或锡膏。The curable conductive medium can be: conductive copper glue, conductive silver glue, conductive graphite glue or solder paste.

通过将可固化导电介质填充于防焊层的开口之中,使表面贴装组件(SurfaceMounted Device)可通过较厚的可固化导电介质与连接端子电性连接,而可有效降低接触不良的问题发生。By filling the curable conductive medium in the openings of the solder mask, the Surface Mounted Device can be electrically connected to the connecting terminals through a thick curable conductive medium, which can effectively reduce the problem of poor contact. .

有关本发明的其它功效及实施例的详细内容,配合附图说明如下。The details of other functions and embodiments of the present invention are described below with reference to the accompanying drawings.

附图说明Description of drawings

为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请中记载的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其它的附图。In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following briefly introduces the accompanying drawings required for the description of the embodiments or the prior art. Obviously, the drawings in the following description are only These are some embodiments described in this application. For those of ordinary skill in the art, other drawings can also be obtained based on these drawings without creative efforts.

图1A至图1G为本发明所提供的利用防焊限定开窗形成连接端子的电路板结构的制作流程剖面图。1A to 1G are cross-sectional views of the fabrication process of the circuit board structure provided by the present invention using solder mask to define openings to form connection terminals.

符号说明Symbol Description

C 连接端子 X、Y 厚度C Connection terminal X, Y thickness

d、Z 断差 10 基板d, Z break difference 10 substrate

101 第一表面 102 第二表面101 First surface 102 Second surface

11 面铜 111 衬底电路层11-sided copper 111 substrate circuit layer

12 防焊层 121 开口12 Solder mask 121 Opening

13 表面镀层 14 可固化导电介质13 Surface coating 14 Curable conductive medium

15 覆晶LED 151 发光二极管15 Flip Chip LED 151 Light Emitting Diode

152 P极连接垫 153 N极连接垫152 P-pole connection pad 153 N-pole connection pad

具体实施方式Detailed ways

首先,请参阅图1A至图1G图,图1A至图1G为本发明所提供的利用防焊限定开窗形成连接端子的电路板结构的制作流程剖面图。首先,提供一基板10,基板10具有一第一表面101及一第二表面102,而基板10可为单层板结构或多层复合板结构,且基板10可为软性电路板(Flexible Printed Circuit,FPC)的基板或硬式电路板(Printed Circuit Board,PCB)的基板。于本实施例中,第一表面101层合有薄铜箔(未示于图中)而可进行镀铜,以于基板10的第一表面101形成面铜11(如图1A所示)。接着,以线路影像转移技术将面铜11图像化,以于基板10表面形成衬底电路层111(如图1B所示)。衬底电路层111之间具有间隙,且衬底电路层111的材料为铜。First, please refer to FIG. 1A to FIG. 1G . FIGS. 1A to 1G are cross-sectional views of the fabrication process of the circuit board structure provided by the present invention using solder mask defined openings to form connection terminals. First, a substrate 10 is provided, the substrate 10 has a first surface 101 and a second surface 102 , the substrate 10 can be a single-layer board structure or a multi-layer composite board structure, and the substrate 10 can be a flexible printed circuit board (Flexible Printed) Circuit, FPC) substrate or rigid circuit board (Printed Circuit Board, PCB) substrate. In this embodiment, a thin copper foil (not shown in the figure) is laminated on the first surface 101 for copper plating to form a surface copper 11 on the first surface 101 of the substrate 10 (as shown in FIG. 1A ). Next, the surface copper 11 is imaged by a circuit image transfer technique to form a base circuit layer 111 on the surface of the substrate 10 (as shown in FIG. 1B ). There is a gap between the substrate circuit layers 111, and the material of the substrate circuit layer 111 is copper.

请参阅图1C,接着,涂布防焊材料于基板10的第一表面101,以形成覆盖于基板10及衬底电路层111的防焊层12。所述防焊层12为一绝缘层,其材料可为:环氧树脂、硅树脂、聚酰亚胺树脂、酚类树脂、氟树脂、二氧化硅或氧化铝。Referring to FIG. 1C , next, a solder resist material is coated on the first surface 101 of the substrate 10 to form a solder resist layer 12 covering the substrate 10 and the base circuit layer 111 . The solder resist layer 12 is an insulating layer, and its material can be epoxy resin, silicone resin, polyimide resin, phenolic resin, fluororesin, silicon dioxide or aluminum oxide.

请继续参阅图1D,于防焊层12上开窗而形成对应于衬底电路层111位置的开口121。随后,可以化学镀(chemical plating)或电镀的方式于衬底电路层111表面形成表面镀层13(如图1E所示),以形成用以电性连接于半导体组件,例如:覆晶LED的连接端子C,亦即,本发明的表面镀层13是以防焊开窗限定(Solder Mask Defined,SMD)的制程所形成。其中,表面镀层13的材质可为:镍、金、银、钯或其合金。而连接端子C的顶面至防焊层12的顶面的断差Z大于5μm。本文中,所述“断差”是指两表面在材料厚度方向的间距。Please continue to refer to FIG. 1D , a window is opened on the solder resist layer 12 to form an opening 121 corresponding to the position of the substrate circuit layer 111 . Subsequently, a surface plating layer 13 (as shown in FIG. 1E ) can be formed on the surface of the substrate circuit layer 111 by chemical plating or electroplating, so as to form a connection for electrical connection to semiconductor components, such as flip-chip LEDs The terminal C, that is, the surface plating layer 13 of the present invention is formed by the process of Solder Mask Defined (SMD). Wherein, the material of the surface plating layer 13 may be: nickel, gold, silver, palladium or alloys thereof. The difference Z from the top surface of the connection terminal C to the top surface of the solder resist layer 12 is greater than 5 μm. Herein, the "break" refers to the distance between the two surfaces in the thickness direction of the material.

请继续参阅第1F图。于图1F中,是将可固化导电介质14填充于开口121之中,使可固化导电介质14电性连接连接端子C,而可固化导电介质14可为:导电铜胶、导电银胶、导电石墨胶或锡膏,通过填充较厚的可固化导电介质14,使得可固化导电介质14至防焊层12的顶面的断差d小于5μm。较佳者,可固化导电介质14的厚度接近或大于μm。随后,将覆晶LED15设置于连接端子C的上方(如图1G所示)。于图1G中,覆晶LED 15包括:发光二极管151及设置于其底面的P极连接垫152及N极连接垫153,且P极连接垫152及N极连接垫153分别对应于开口121而可伸入开口121之中,并与可固化导电介质14相接触,P、N极连接垫的厚度通常不大于5μm。待可固化导电介质14固化后,即可将覆晶LED 15固定于连接端子C的上方,并利用可固化导电介质14的导电材质的特性,电性连接P极连接垫152及N极连接垫153与连接端子C。于本实施例中,P极连接垫152、N极连接垫153的厚度为X;可固化导电介质14的厚度为Y;防焊层12的顶面与连接端子C之间的断差为Z,且P极连接垫152、N极连接垫153的厚度X加上可固化导电介质14的厚度Y大于或等于防焊层12的顶面与连接端子C的顶面的断差Z(即:X+Y≧Z)。Please continue to see Figure 1F. In FIG. 1F, the curable conductive medium 14 is filled in the opening 121, so that the curable conductive medium 14 is electrically connected to the connection terminal C, and the curable conductive medium 14 can be: conductive copper glue, conductive silver glue, conductive The graphite glue or solder paste is filled with a thick curable conductive medium 14 so that the distance d from the curable conductive medium 14 to the top surface of the solder resist layer 12 is less than 5 μm. Preferably, the thickness of the curable conductive medium 14 is close to or greater than μm. Subsequently, the flip-chip LED 15 is disposed above the connection terminal C (as shown in FIG. 1G ). In FIG. 1G , the flip-chip LED 15 includes: a light emitting diode 151 and a P-pole connection pad 152 and an N-pole connection pad 153 disposed on the bottom surface thereof, and the P-pole connection pad 152 and the N-pole connection pad 153 correspond to the opening 121 respectively. It can extend into the opening 121 and be in contact with the curable conductive medium 14, and the thickness of the P and N electrode connection pads is usually not more than 5 μm. After the curable conductive medium 14 is cured, the flip-chip LED 15 can be fixed on the top of the connection terminal C, and the properties of the conductive material of the curable conductive medium 14 are used to electrically connect the P-pole connection pad 152 and the N-pole connection pad 153 and connection terminal C. In this embodiment, the thickness of the P-pole connection pad 152 and the N-pole connection pad 153 is X; the thickness of the curable conductive medium 14 is Y; the disconnection between the top surface of the solder mask 12 and the connection terminal C is Z. , and the thickness X of the P-pole connection pad 152 and the N-pole connection pad 153 plus the thickness Y of the curable conductive medium 14 is greater than or equal to the difference Z between the top surface of the solder mask 12 and the top surface of the connection terminal C (ie: X+Y≧Z).

本发明是将可固化导电介质14填充于防焊层的开口之中,使P极连接垫152及N极连接垫154可通过较厚的可固化导电介质14与连接端子C电性连接,而可有效降低接触不良的问题发生。In the present invention, the curable conductive medium 14 is filled in the opening of the solder mask, so that the P-pole connection pad 152 and the N-pole connection pad 154 can be electrically connected to the connection terminal C through the thicker curable conductive medium 14, and It can effectively reduce the occurrence of poor contact problems.

以上所述的实施例及/或实施方式,仅是用以说明实现本发明技术的较佳实施例及/或实施方式,并非对本发明技术的实施方式作任何形式上的限制,任何本领域技术人员,在不脱离本发明内容所公开的技术手段的范围,当可作些许的更动或修改为其它等效的实施例,但仍应视为与本发明实质相同的技术或实施例。The above-mentioned embodiments and/or implementations are only used to illustrate the preferred embodiments and/or implementations for realizing the technology of the present invention, and are not intended to limit the implementation of the technology of the present invention in any form. Personnel, without departing from the scope of the technical means disclosed in the content of the present invention, may make some changes or modifications to other equivalent embodiments, but they should still be regarded as substantially the same technology or embodiment of the present invention.

Claims (6)

1. A circuit board structure for forming connection terminals by limiting windowing using solder mask, comprising:
a substrate having a plurality of connection terminals;
a solder mask layer formed on the surface of the substrate and having a plurality of openings corresponding to the connection terminals, wherein the difference between the top surface of the solder mask layer and the top surfaces of the connection terminals is greater than 5 μm; and
and a curable conductive medium respectively filled in the openings and used for electrically connecting the connecting terminals, wherein the offset between the curable conductive medium and the top surface of the solder mask layer is less than 5 μm.
2. The circuit board structure of claim 1, further comprising at least one flip-chip LED, wherein the flip-chip LED comprises a light emitting diode, a P-pad and an N-pad, and the P-pad and the N-pad are respectively in contact with and electrically connected to the curable conductive medium filled in the openings.
3. A circuit board structure for forming connection terminals by solder mask defining openings as recited in claim 2, further satisfying the following relationship:
X+Y≧Z;
wherein X is the thickness of the P-pole connecting pad and the N-pole connecting pad, Y is the thickness of the solidifiable conductive medium, and Z is the difference between the top surface of the solder mask layer and the top surfaces of the connecting terminals.
4. The circuit board structure of claim 1, wherein the connection terminal comprises a substrate circuit layer and a surface plating layer.
5. A circuit board structure utilizing solder mask to define openings for forming connection terminals according to claim 4, wherein the surface plating layer is made of: nickel, gold, silver, palladium, or alloys thereof.
6. A circuit board structure for forming connection terminals by solder mask defining openings as claimed in claim 1 wherein the curable conductive medium is: conductive copper paste, conductive silver paste, conductive ink paste or solder paste.
CN201810817338.4A 2018-07-05 2018-07-24 Circuit board structure for forming connecting terminal by limiting opening window through solder mask Pending CN110691459A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW107123236 2018-07-05
TW107123236A TWI682695B (en) 2018-07-05 2018-07-05 Circuit board structure with conection terminal formed by solder mask defined process

Publications (1)

Publication Number Publication Date
CN110691459A true CN110691459A (en) 2020-01-14

Family

ID=66129721

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201821172754.5U Active CN208768331U (en) 2018-07-05 2018-07-24 Circuit board structure using solder mask to define openings to form connecting terminals
CN201810817338.4A Pending CN110691459A (en) 2018-07-05 2018-07-24 Circuit board structure for forming connecting terminal by limiting opening window through solder mask

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201821172754.5U Active CN208768331U (en) 2018-07-05 2018-07-24 Circuit board structure using solder mask to define openings to form connecting terminals

Country Status (2)

Country Link
CN (2) CN208768331U (en)
TW (1) TWI682695B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114430615A (en) * 2022-01-20 2022-05-03 重庆惠科金渝光电科技有限公司 Circuit board manufacturing method, circuit board and storage medium

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111901963B (en) * 2019-05-05 2022-01-04 诺沛半导体有限公司 Method for forming solder pads on light-emitting diode substrates
CN112291926A (en) * 2019-07-25 2021-01-29 同泰电子科技股份有限公司 Single-sided circuit board of light-emitting diode backlight module

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW472367B (en) * 2000-12-12 2002-01-11 Siliconware Precision Industries Co Ltd Passive device pad design for avoiding solder pearls
TWI230994B (en) * 2004-02-25 2005-04-11 Via Tech Inc Circuit carrier
US20050082686A1 (en) * 2003-10-17 2005-04-21 Advanced Semiconductor Engineering, Inc. Circuitized substrate for fixing solder beads on pads
US6998336B1 (en) * 2004-11-17 2006-02-14 Ngk Spark Plug Co., Ltd. Wiring board and method of producing the same
CN101106102A (en) * 2006-06-27 2008-01-16 英特尔公司 Compliant conductive interconnects
TW200810639A (en) * 2006-08-14 2008-02-16 Phoenix Prec Technology Corp Conductive connection structure formed on the surface of circuit board and manufacturing method thereof
CN201266605Y (en) * 2008-08-12 2009-07-01 欣兴电子股份有限公司 Circuit board with solder mask
JP2010181825A (en) * 2009-02-09 2010-08-19 Sekisui Chem Co Ltd Photosensitive composition
CN102208515A (en) * 2010-03-31 2011-10-05 日立民用电子株式会社 LED package and LED package mounting structure
CN102254869A (en) * 2010-05-20 2011-11-23 台湾积体电路制造股份有限公司 Integrated circuit device
CN103188885A (en) * 2011-12-28 2013-07-03 三星电机株式会社 Method for manufacturing of circuit board
CN103579011A (en) * 2012-08-08 2014-02-12 旭德科技股份有限公司 Package carrier and method for manufacturing the same
CN104425681A (en) * 2013-09-10 2015-03-18 菱生精密工业股份有限公司 Light emitting diode packaging structure and manufacturing method thereof
TW201705545A (en) * 2015-03-18 2017-02-01 新世紀光電股份有限公司 Illuminating device and backlight module applying the same
CN206932478U (en) * 2017-06-14 2018-01-26 厦门利德宝电子科技股份有限公司 A kind of new aluminum-based circuit board for being used to improve LED condenser performance

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI476844B (en) * 2008-11-18 2015-03-11 Unimicron Technology Corp Method for fabricating conductive bump and circuit board structure with the same
TWM568018U (en) * 2018-07-05 2018-10-01 同泰電子科技股份有限公司 Circuit board structure using Solder-Mask-Defined (SMD) to form connection terminal

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW472367B (en) * 2000-12-12 2002-01-11 Siliconware Precision Industries Co Ltd Passive device pad design for avoiding solder pearls
US20050082686A1 (en) * 2003-10-17 2005-04-21 Advanced Semiconductor Engineering, Inc. Circuitized substrate for fixing solder beads on pads
TWI230994B (en) * 2004-02-25 2005-04-11 Via Tech Inc Circuit carrier
US6998336B1 (en) * 2004-11-17 2006-02-14 Ngk Spark Plug Co., Ltd. Wiring board and method of producing the same
TW200618201A (en) * 2004-11-17 2006-06-01 Ngk Spark Plug Co Wiring board and method of producing the same
CN101106102A (en) * 2006-06-27 2008-01-16 英特尔公司 Compliant conductive interconnects
TW200810639A (en) * 2006-08-14 2008-02-16 Phoenix Prec Technology Corp Conductive connection structure formed on the surface of circuit board and manufacturing method thereof
CN201266605Y (en) * 2008-08-12 2009-07-01 欣兴电子股份有限公司 Circuit board with solder mask
JP2010181825A (en) * 2009-02-09 2010-08-19 Sekisui Chem Co Ltd Photosensitive composition
CN102208515A (en) * 2010-03-31 2011-10-05 日立民用电子株式会社 LED package and LED package mounting structure
CN102254869A (en) * 2010-05-20 2011-11-23 台湾积体电路制造股份有限公司 Integrated circuit device
CN103188885A (en) * 2011-12-28 2013-07-03 三星电机株式会社 Method for manufacturing of circuit board
CN103579011A (en) * 2012-08-08 2014-02-12 旭德科技股份有限公司 Package carrier and method for manufacturing the same
CN104425681A (en) * 2013-09-10 2015-03-18 菱生精密工业股份有限公司 Light emitting diode packaging structure and manufacturing method thereof
TW201705545A (en) * 2015-03-18 2017-02-01 新世紀光電股份有限公司 Illuminating device and backlight module applying the same
CN206932478U (en) * 2017-06-14 2018-01-26 厦门利德宝电子科技股份有限公司 A kind of new aluminum-based circuit board for being used to improve LED condenser performance

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114430615A (en) * 2022-01-20 2022-05-03 重庆惠科金渝光电科技有限公司 Circuit board manufacturing method, circuit board and storage medium

Also Published As

Publication number Publication date
TW202007241A (en) 2020-02-01
CN208768331U (en) 2019-04-19
TWI682695B (en) 2020-01-11

Similar Documents

Publication Publication Date Title
US20170250141A1 (en) Wiring circuit board, semiconductor device, method of manufacturing wiring circuit board, and method of manufacturing semiconductor device
US9402307B2 (en) Rigid-flexible substrate and method for manufacturing the same
CN111418272B (en) Flexible printed circuit board and method of manufacturing the same
US8785789B2 (en) Printed circuit board and method for manufacturing the same
US7650694B2 (en) Method for forming multilayer substrate
JP2008085089A (en) Resin wiring board and semiconductor device
KR20150104033A (en) Ultra-thin embedded semiconductor device package and method of manufacturing therof
CN104769710A (en) Package for mounting electronic components, electronic device, and camera module
TWM568018U (en) Circuit board structure using Solder-Mask-Defined (SMD) to form connection terminal
TWI682695B (en) Circuit board structure with conection terminal formed by solder mask defined process
JP2013143517A (en) Substrate for mounting electronic component element
CN110311025A (en) Package structure for backlight module
JP2009289802A (en) Module having electronic part built-in and production method thereof
JPWO2006027888A1 (en) Composite ceramic substrate
CN110691456B (en) Circuit board structure with joint filling layer
JP5715237B2 (en) Flexible multilayer board
CN207099433U (en) Circuit board structure
TWM568017U (en) Circuit board structure having caulking layer
KR20130051141A (en) Method of forming metal wiring pattern, electronic componet and lighting device using the same
CN110278657B (en) Composite circuit board and method of making the same
CN109041414B (en) Circuit board structure and its manufacturing method
CN110662343B (en) High reflection backlight circuit board structure and manufacturing method thereof
JP4158798B2 (en) Composite ceramic substrate
KR20130033851A (en) Multi layer pcb and manufacturing method thereof
CN111669888A (en) Three-dimensional circuit structure and process for optical device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination