CN110749865B - Method for reducing zero second delay fluctuation of coherent measurement equipment - Google Patents
Method for reducing zero second delay fluctuation of coherent measurement equipment Download PDFInfo
- Publication number
- CN110749865B CN110749865B CN201910929130.6A CN201910929130A CN110749865B CN 110749865 B CN110749865 B CN 110749865B CN 201910929130 A CN201910929130 A CN 201910929130A CN 110749865 B CN110749865 B CN 110749865B
- Authority
- CN
- China
- Prior art keywords
- clock
- dac
- frequency
- adc
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000005259 measurement Methods 0.000 title claims abstract description 35
- 230000001427 coherent effect Effects 0.000 title claims abstract description 25
- 238000000034 method Methods 0.000 title claims abstract description 12
- 238000012545 processing Methods 0.000 claims abstract description 28
- 238000005070 sampling Methods 0.000 claims abstract description 22
- 238000013461 design Methods 0.000 claims abstract description 7
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 230000008929 regeneration Effects 0.000 description 5
- 238000011069 regeneration method Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- TVZRAEYQIKYCPH-UHFFFAOYSA-N 3-(trimethylsilyl)propane-1-sulfonic acid Chemical compound C[Si](C)(C)CCCS(O)(=O)=O TVZRAEYQIKYCPH-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S13/00—Systems using the reflection or reradiation of radio waves, e.g. radar systems; Analogous systems using reflection or reradiation of waves whose nature or wavelength is irrelevant or unspecified
- G01S13/02—Systems using reflection of radio waves, e.g. primary radar systems; Analogous systems
- G01S13/06—Systems determining position data of a target
- G01S13/08—Systems for measuring distance only
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21137—Analog to digital conversion, ADC, DAC
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Automation & Control Theory (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Abstract
The invention provides a method for reducing zero-second delay fluctuation of coherent measurement equipment, and aims to provide a circuit design method for reducing the zero-second delay fluctuation of the coherent measurement equipment. The invention is realized by the following technical scheme: in the circuit design of the coherent measurement equipment, a low-frequency reference clock of a signal processing circuit is promoted to a high-frequency clock through a phase-locked loop circuit, then the high-frequency clock signal is sent to a DAC (digital-to-analog converter), the DAC sends the high-frequency reference clock to a Field Programmable Gate Array (FPGA), the high-frequency clock signal is internally provided with a digital clock management module (DCM) through the FPGA, working clocks of the ADC and the DAC are generated in the DCM, and the working clock phases of the ADC and the DAC are aligned; the FPGA internal logic processing circuit takes an ADC working clock as a system clock, controls zero-second delay fluctuation generated by ADC sampling time blurring within a high-frequency clock wavelength, and outputs forwarding data generated after processing through a digital-to-analog converter (DAC).
Description
Technical Field
The invention relates to a technology used in aerospace measurement and control, in particular to a method for reducing zero-second delay fluctuation of coherent measurement equipment through hardware circuit design.
Background
In space measurement and control, a coherent measurement method is usually adopted to complete distance measurement of a flying target, and a coherent forwarding device is installed on an aircraft platform and cooperates with a ground measurement and control station to complete a distance measurement task. Taking the case of satellite-ground radio measurement and control, the ground station modulates the ranging signal to an uplink carrier and transmits the uplink carrier, and the satellite-based coherent measurement device (generally called a measurement and control transponder) processes the received signal, wherein the processing of the ranging signal can adopt a relatively simple transparent transmission mode or a regeneration mode. And the processed ranging signals are re-modulated to downlink carriers, correlation operation is carried out on the ranging signals received by the ground station and the local ranging signals to obtain signal transmission delay, and the distance is obtained through conversion. The signal transmission delay measured by the method comprises the real transmission time of the ranging signal in the space and the processing delay of the ranging signal in the coherent measurement equipment. The processing delay of the ranging signal in the coherent measurement equipment is called zero second delay, and the zero second delay needs to be deducted from the finally measured distance parameter. Due to the difference of parameter variation and design mode of circuit components, the zero-second delay parameter of each startup of the coherent measurement equipment has difference, and the difference is called zero-second delay fluctuation.
For the transparent transmission mode, the operations of frequency conversion, filtering, amplification and the like are only needed to be carried out on signals in an analog domain, the operations of signal regeneration and the like are not needed, and zero-second delay fluctuation is only related to the characteristics of components. For the regeneration mode, digital signal processing needs to be performed on the ranging signals to realize the processing and regeneration of the ranging signals, ADC and DAC conversion and digital signal processing need to be performed on the ranging signals to complete the processing and regeneration of the ranging signals, and the digital signal processing is completed through a field programmable gate array FPGA. The traditional distance measurement signal digital processing circuit sends a reference clock to an FPGA (field programmable gate array), and the FPGA respectively sends the reference clock to an ADC (analog to digital converter) and a DAC (digital to analog converter) to be used as sampling clocks. The reference clock of the traditional digital signal processing method is generally about 100MHz under the limitation of the frequency of an internal working clock of an FPGA device, and because the rising edge position of the reference clock has uncertainty when the computer is started every time, the sampling time of the ADC is fuzzy. Due to the initial phase difference of the reference clock after each startup, the sampling clock edge of the ADC sampling time has sampling time ambiguity of one wavelength, and when 100MHz sampling is used, the zero-second delay fluctuation of the measurement and control transponder caused by the sampling time ambiguity of the ranging signal ADC during each startup is 3 meters. In order to improve the measurement accuracy of the space measurement and control system, zero-second delay fluctuation of coherent measurement equipment needs to be reduced so as to accurately measure the distance of the aircraft.
Disclosure of Invention
In order to overcome the problem of overlarge zero-second delay fluctuation caused by fuzzy sampling time of an ADC (analog to digital converter) of the conventional digital signal processing circuit, the invention aims to provide a method for reducing the zero-second delay fluctuation of coherent measurement equipment.
The technical scheme adopted by the invention for solving the technical problem is as follows: a method for reducing zero second delay fluctuation of coherent measurement equipment is characterized by comprising the following steps: in the circuit design of the coherent measurement equipment, a low-frequency reference clock of a signal processing circuit is promoted to a high-frequency clock through a phase-locked loop circuit, then a high-frequency clock signal is sent to a digital-to-analog converter (DAC), the DAC sends the high-frequency reference clock to a Field Programmable Gate Array (FPGA), the high-frequency clock signal passes through a digital clock management module (DCM) built in the FPGA, working clocks of the ADC and the DAC are generated in the DCM, and the working clock phases of the ADC and the DAC are aligned; the FPGA internal logic processing circuit takes an ADC working clock as a system clock, controls zero-second delay fluctuation generated by ADC sampling time blurring within a high-frequency clock wavelength, and outputs forwarding data generated after processing through a digital-to-analog converter (DAC).
Compared with the prior art, the invention has the following beneficial effects:
the zero-second delay fluctuation of the coherent measurement equipment can be obviously reduced. According to the invention, the low-frequency reference clock is converted into the high-frequency clock through the phase-locked loop, the high-frequency clock is used as the DAC working clock and is sent to the FPGA, and the digital clock management module DCM in the FPGA generates the ADC sampling clock with the same phase as the DAC, so that the phase alignment of the ADC sampling clock and the DAC working clock is ensured. The phase alignment of the ADC sampling clock and the clock of the DAC modulator can ensure that the processing time of the measurement signal in the FPGA is fixed, and zero-second delay fluctuation caused by uncertainty of the clock phase is eliminated. The FPGA controls zero-second delay fluctuation generated by ADC sampling time blurring within a high-frequency clock wavelength by taking an ADC sampling clock as a digital processing circuit system clock, so that the zero-second delay fluctuation of coherent measurement equipment can be greatly reduced.
According to the invention, a low-frequency reference clock is converted into a high-frequency clock to be used as an ADC reference clock, and the FPGA can control zero-second delay fluctuation of coherent measurement equipment caused by ADC sampling time blurring within a high-frequency clock wavelength.
The invention combines the FPGA and ADC sampling clock phases of the signal processing circuit with the DAC, simultaneously considers the flexibility of the signal processing circuit and the reliability of the analog circuit, and reduces the cost.
Drawings
The patent is further described below with reference to the drawings and examples.
FIG. 1 is a schematic diagram of a circuit for reducing zero-second delay ripple of a coherent measurement device according to the present invention.
Detailed Description
See fig. 1. According to the invention, in the circuit design of the coherent measurement equipment, a low-frequency reference clock of a signal processing circuit is promoted to a high-frequency clock through a phase-locked loop circuit, then the high-frequency clock signal is sent to a digital-to-analog converter (DAC), the DAC sends the high-frequency reference clock to a Field Programmable Gate Array (FPGA), the high-frequency clock signal passes through a digital clock management module (DCM) built in the FPGA, working clocks of an analog-to-digital converter (ADC) and the digital-to-analog converter (DAC) are generated in the DCM, and the working clock phases of the ADC and the DAC are aligned; the FPGA internal logic processing circuit takes an ADC working clock as a system clock, controls zero-second delay fluctuation generated by ADC sampling time blurring within a high-frequency clock wavelength, and outputs forwarding data generated after processing through a digital-to-analog converter (DAC).
The FPGA digital processing circuit system clock and the ADC sampling reference clock are high-frequency clocks. The ADC sample time ambiguity is set to 1 high frequency clock wavelength.
The digital clock management module DCM can be composed of four parts, namely a bottom layer DLL module, a digital frequency synthesizer DFS, a digital phase shifter DPS and a digital spectrum expander DSS, wherein the DLL module is composed of a delay line and control logic, the delay line generates a delay to a clock input end CLKIN, and a clock distribution network line distributes the clock to each register and a clock feedback end CLKB in the device; the control logic samples the input clock when the feedback clock arrives to adjust the deviation between the input clock and the feedback clock, so as to realize zero delay of input and output, the control logic adjusts the delay line parameter after comparing the deviation between the input clock and the feedback clock, the delay is continuously inserted after the input clock until the rising edges of the input clock and the feedback clock are synchronous, the locking loop enters a locking state, and the input clock and the feedback clock keep synchronous as long as the input clock does not change. The DLL provides zero propagation delay, low clock skew, and advanced clock domain control, among other things.
While the foregoing has described preferred embodiments of the present invention, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. Therefore, it is intended that the appended claims be interpreted as including preferred embodiments and all such alterations and modifications as fall within the scope of the invention. It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (3)
1. A method for reducing zero-second delay fluctuation of coherent measurement equipment is characterized by comprising the following steps: in the circuit design of the coherent measurement equipment, a low-frequency reference clock of a signal processing circuit is promoted to a high-frequency clock through a phase-locked loop circuit, then a high-frequency clock signal is sent to a digital-to-analog converter (DAC), the DAC sends the high-frequency reference clock to a Field Programmable Gate Array (FPGA), the high-frequency clock signal passes through a digital clock management module (DCM) built in the FPGA, working clocks of the ADC and the DAC are generated in the DCM, and the working clock phases of the ADC and the DAC are aligned; the FPGA internal logic processing circuit takes an ADC working clock as a system clock, controls zero-second delay fluctuation generated by ADC sampling time blurring within a high-frequency clock wavelength, and outputs forwarding data generated after processing through a digital-to-analog converter (DAC).
2. The method of reducing zero second delay ripple in a coherent measurement device of claim 1, wherein: the FPGA digital processing circuit system clock and the ADC sampling reference clock are high-frequency clocks.
3. The method of reducing zero second delay ripple in a coherent measurement device of claim 1, wherein: the ADC sampling instant ambiguity is set to 1 high frequency clock wavelength.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910929130.6A CN110749865B (en) | 2019-09-28 | 2019-09-28 | Method for reducing zero second delay fluctuation of coherent measurement equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910929130.6A CN110749865B (en) | 2019-09-28 | 2019-09-28 | Method for reducing zero second delay fluctuation of coherent measurement equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110749865A CN110749865A (en) | 2020-02-04 |
| CN110749865B true CN110749865B (en) | 2022-07-05 |
Family
ID=69277368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910929130.6A Active CN110749865B (en) | 2019-09-28 | 2019-09-28 | Method for reducing zero second delay fluctuation of coherent measurement equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110749865B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114935735A (en) * | 2022-05-23 | 2022-08-23 | 中科宇达（北京）科技有限公司 | A clock phase fixing method and system for a ground-based interferometric radar system |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101316104A (en) * | 2007-05-31 | 2008-12-03 | 阿尔特拉公司 | Apparatus for all-digital serializer-de-serializer and associated methods |
| US7782990B1 (en) * | 2006-09-27 | 2010-08-24 | Xilinx, Inc. | Method of and circuit for oversampling a signal in an integrated circuit |
| CN102035555A (en) * | 2010-12-29 | 2011-04-27 | 杭州矽力杰半导体技术有限公司 | Analog digital converter, conversion method and digital power supply controller adopting analog digital converter |
| CN102386922A (en) * | 2011-09-21 | 2012-03-21 | 中国航天科技集团公司第九研究院第七七一研究所 | Programmable zero period time delay and high-speed pipeline analog-to-digital converter |
| CN102723921A (en) * | 2012-04-28 | 2012-10-10 | 深圳职业技术学院 | Digital lock phase amplification implementation method and system based on field programmable gate array |
| CN105282399A (en) * | 2015-10-21 | 2016-01-27 | 中国科学院自动化研究所 | Zero-delay electronic image stabilization method based on digital circuit and sparse point registration |
| CN106230403A (en) * | 2016-07-26 | 2016-12-14 | 中国电子科技集团公司第十研究所 | Baseband signal molding filtration method |
| CN106444343A (en) * | 2016-11-28 | 2017-02-22 | 中国科学院武汉物理与数学研究所 | Digital control circuit device for micro atomic clock and control method for micro atomic clock |
| CN108111245A (en) * | 2017-09-15 | 2018-06-01 | 浙江大学 | Optical fiber transport channel clock system and its method |
| CN109889211A (en) * | 2018-12-24 | 2019-06-14 | 中国电子科技集团公司第二十研究所 | A multi-channel RF direct sampling and generation circuit applied to phased array radar |
| CN110068801A (en) * | 2019-04-16 | 2019-07-30 | 武汉大学 | A kind of HF digital receiver based on FPGA |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050186920A1 (en) * | 2004-02-19 | 2005-08-25 | Texas Instruments Incorporated | Apparatus for and method of noise suppression and dithering to improve resolution quality in a digital RF processor |
| US7681091B2 (en) * | 2006-07-14 | 2010-03-16 | Dft Microsystems, Inc. | Signal integrity measurement systems and methods using a predominantly digital time-base generator |
-
2019
- 2019-09-28 CN CN201910929130.6A patent/CN110749865B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7782990B1 (en) * | 2006-09-27 | 2010-08-24 | Xilinx, Inc. | Method of and circuit for oversampling a signal in an integrated circuit |
| CN101316104A (en) * | 2007-05-31 | 2008-12-03 | 阿尔特拉公司 | Apparatus for all-digital serializer-de-serializer and associated methods |
| CN102035555A (en) * | 2010-12-29 | 2011-04-27 | 杭州矽力杰半导体技术有限公司 | Analog digital converter, conversion method and digital power supply controller adopting analog digital converter |
| CN102386922A (en) * | 2011-09-21 | 2012-03-21 | 中国航天科技集团公司第九研究院第七七一研究所 | Programmable zero period time delay and high-speed pipeline analog-to-digital converter |
| CN102723921A (en) * | 2012-04-28 | 2012-10-10 | 深圳职业技术学院 | Digital lock phase amplification implementation method and system based on field programmable gate array |
| CN105282399A (en) * | 2015-10-21 | 2016-01-27 | 中国科学院自动化研究所 | Zero-delay electronic image stabilization method based on digital circuit and sparse point registration |
| CN106230403A (en) * | 2016-07-26 | 2016-12-14 | 中国电子科技集团公司第十研究所 | Baseband signal molding filtration method |
| CN106444343A (en) * | 2016-11-28 | 2017-02-22 | 中国科学院武汉物理与数学研究所 | Digital control circuit device for micro atomic clock and control method for micro atomic clock |
| CN108111245A (en) * | 2017-09-15 | 2018-06-01 | 浙江大学 | Optical fiber transport channel clock system and its method |
| CN109889211A (en) * | 2018-12-24 | 2019-06-14 | 中国电子科技集团公司第二十研究所 | A multi-channel RF direct sampling and generation circuit applied to phased array radar |
| CN110068801A (en) * | 2019-04-16 | 2019-07-30 | 武汉大学 | A kind of HF digital receiver based on FPGA |
Non-Patent Citations (6)
| Title |
|---|
| 23rd International ITG Workshop on Smart Antennas》.2019, * |
| Thilo Ohlemueller等.Sample synchronization of multiple multiplexed DA and AD converters in FPGAs.《 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems》.2011, * |
| Wenfeng Liu等.On Delay Diversity in OQAM/FBMC Based Transmission Schemes.《 WSA 2019 * |
| 侯伶俐.FPGA中DCM的设计研究.《中国优秀博硕士学位论文全文数据库(硕士)信息科技辑》.2013, * |
| 张惠国等.FPGA时钟分配网络设计技术.《微计算机信息》.2008,第24卷(第1-2期), * |
| 王茹等.采用同步分析的零延迟GRLS通信机制.《计算机辅助设计与图形学学报》.2011,第23卷(第8期), * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110749865A (en) | 2020-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6998908B1 (en) | Adaptive interference cancellation receiving system using synthesizer phase accumulation | |
| EP2495634B1 (en) | A time base generator and method for providing a first clock signal and a second clock signal | |
| US11133806B1 (en) | Phase lock loop (PLL) synchronization | |
| EP2207263B1 (en) | A digital time base generator and method for providing a first clock signal and a second clock signal | |
| CN108631809A (en) | A kind of multi-channel digital TR components | |
| CN108155956B (en) | Apparatus, system and method for RF signal path calibration | |
| CN107678021B (en) | Synchronous wireless difference frequency phase ranging device and method | |
| US11841738B2 (en) | Multi-phase clock signal phase difference detection and calculation circuit and method and digital phase modulation system | |
| US20160294398A1 (en) | Clock synchronizer | |
| CN101621296A (en) | High-speed DAC synchronization method and device | |
| JP7712396B2 (en) | Radio frequency generator with automatic level control | |
| CN108919251A (en) | One kind being based on LFMCW radar detection track devices | |
| De Tiberis et al. | The X/X/KA-band deep space transponder for the BepiColombo mission to mercury | |
| CN110749865B (en) | Method for reducing zero second delay fluctuation of coherent measurement equipment | |
| CN112290934A (en) | Controllable jitter clock generation device based on Bias-Tee signal synthesis | |
| CN110708065A (en) | A time-frequency signal digital phase locking and transmission device | |
| Ji et al. | The synchronization design of multi-channel digital TR module for phased array radar | |
| EP4312375A1 (en) | Frequency synthesizer and method for generating an rf clock signal | |
| CN114217288B (en) | Method and system for synchronizing high coherence between chips of echo signal of radar | |
| US10516390B2 (en) | Circuit to mitigate signal degradation in an isolation circuit | |
| CN110365334B (en) | Design method for improving phase precision of coherent forwarding signal of speed measurement responder | |
| Zhang et al. | Interferometer direction‐finding system with time‐division multiplexing of spread spectrum signals | |
| EP4218138A1 (en) | Trigger to data synchronization of gigahertz digital-to-analog converters | |
| RU2157052C1 (en) | Tracing wide-band signal receiver | |
| JP7652020B2 (en) | COMMUNICATION DEVICE, COMMUNICATION METHOD, AND PROGRAM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |