[go: up one dir, main page]

CN111048404B - Buffer layer structure and preparation method thereof - Google Patents

Buffer layer structure and preparation method thereof Download PDF

Info

Publication number
CN111048404B
CN111048404B CN201911360215.3A CN201911360215A CN111048404B CN 111048404 B CN111048404 B CN 111048404B CN 201911360215 A CN201911360215 A CN 201911360215A CN 111048404 B CN111048404 B CN 111048404B
Authority
CN
China
Prior art keywords
layer
platinum group
group metal
buffer layer
preparation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911360215.3A
Other languages
Chinese (zh)
Other versions
CN111048404A (en
Inventor
周广迪
金鹏
王占国
杜鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Hijet Fence Supplies Inc
Institute of Semiconductors of CAS
Original Assignee
Tianjin Hijet Fence Supplies Inc
Institute of Semiconductors of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Hijet Fence Supplies Inc, Institute of Semiconductors of CAS filed Critical Tianjin Hijet Fence Supplies Inc
Priority to CN201911360215.3A priority Critical patent/CN111048404B/en
Publication of CN111048404A publication Critical patent/CN111048404A/en
Application granted granted Critical
Publication of CN111048404B publication Critical patent/CN111048404B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02491Conductive materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02527Carbon, e.g. diamond-like carbon

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physical Vapour Deposition (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

一种缓冲层结构,包括:衬底;氧化物缓冲层,形成于衬底之上;氧化铱层,形成于所述氧化物缓冲层之上;铂族金属籽晶层,形成于所述氧化铱层之上;铂族金属层,形成于所述铂族金属籽晶层之上。采用碳化硅、硅以及蓝宝石等作为衬底,制备加工流程与当前半导体工艺相融合,衬底尺寸选择范围广,工艺稳定性高,可更好的满足后续要求;氧化铱的存在既降低了相邻薄膜晶体失配程度,又作为阻挡层抑制了铂族金属与氧化物缓冲层的固相反应,从而有效提高铂族金属的质量;原位制备籽晶层,避免了氧化物与空气中的氧气、水蒸气等反应,使得薄膜表面维持较好的状态,降低了后续制备铂族金属层的难度。

Figure 201911360215

A buffer layer structure, comprising: a substrate; an oxide buffer layer formed on the substrate; an iridium oxide layer formed on the oxide buffer layer; a platinum group metal seed layer formed on the oxide buffer layer On the iridium layer; the platinum group metal layer is formed on the platinum group metal seed crystal layer. Silicon carbide, silicon and sapphire are used as substrates, and the preparation process is integrated with the current semiconductor process. The substrate size has a wide range of choices, and the process stability is high, which can better meet the subsequent requirements; the existence of iridium oxide not only reduces the phase The degree of crystal mismatch of the adjacent thin film acts as a barrier layer to inhibit the solid-phase reaction of the platinum group metals and the oxide buffer layer, thereby effectively improving the quality of the platinum group metals; the in-situ preparation of the seed layer avoids the oxidation of oxides and the air. Oxygen, water vapor and other reactions keep the film surface in a good state, which reduces the difficulty of subsequent preparation of the platinum group metal layer.

Figure 201911360215

Description

一种缓冲层结构及其制备方法A kind of buffer layer structure and preparation method thereof

技术领域technical field

本发明涉及半导体、功能薄膜材料以及量子自旋技术领域,尤其涉及一种缓冲层结构及其制备方法。The invention relates to the technical fields of semiconductors, functional thin film materials and quantum spins, and in particular, to a buffer layer structure and a preparation method thereof.

背景技术Background technique

近年来,宽禁带半导体材料在高功率、高频、抗辐照等的微电子领域作为下一代信息技术、节能减排技术以及国防安全技术的战略制高点。其中,金刚石由于其宽带隙、热导率高、击穿电场高、载流子迁移率高,使得金刚石器件有广阔的发展前景和应用。制备器件对材料制备工艺提出了较高的要求。由于同质外延常用衬底为高温高压金刚石,其外延尺寸受制于衬底尺寸,使用拼接法制备的较大尺寸金刚石存在晶界缺陷,且成本较高。因此异质外延制备金刚石受到国内外各科研小组的广泛兴趣。特别的,有人在铱(Ir)上异质外延金刚石取得了较大的进展,铱属于铂族贵金属,直接使用铱单晶异质外延制备金刚石从经济以及热膨胀系数差异角度考虑是不合适的。In recent years, wide bandgap semiconductor materials have become the strategic commanding heights of next-generation information technology, energy saving and emission reduction technology, and national defense and security technology in the field of high-power, high-frequency, and radiation-resistant microelectronics. Among them, diamond has broad development prospects and applications due to its wide band gap, high thermal conductivity, high breakdown electric field, and high carrier mobility. The preparation of devices puts forward higher requirements on the material preparation process. Since the commonly used substrate for homoepitaxy is high temperature and high pressure diamond, its epitaxial size is limited by the size of the substrate. Larger size diamond prepared by splicing method has grain boundary defects, and the cost is high. Therefore, the heteroepitaxial preparation of diamond has received extensive interest from domestic and foreign scientific research groups. In particular, some people have made great progress in the heteroepitaxial diamond on iridium (Ir). Iridium belongs to the noble metal of the platinum group. It is inappropriate to directly use iridium single crystal heteroepitaxy to prepare diamond from the perspective of economic and thermal expansion coefficient differences.

铂族金属薄膜可直接制备在氧化镁(MgO)、钛酸锶(STO)以及氧化铱稳定氧化锆(YSZ)(100)单晶上。但这必然使得铂族金属薄膜的尺寸受制于氧化物晶体制备工艺的发展,且价格较高。相比之下,单晶硅、碳化硅及蓝宝石等无论从制备还是加工工艺都具有十分完善的产业链。因此,可采用在硅衬底上氧化物薄膜后,再使用其它设备制备铂族金属薄膜。然而,由于氧化物薄膜暴露在空气中会与水蒸气等发生反应或产生物理吸附作用,表面状态被改变,加大了后续工艺的难度。因此采取上述方法,常常得不到高质量的铂族金属薄膜。此外由于氧化层中的金属往往存在与铂族金属发生固相反应的可能性,这将导致铂族金属层质量变差。PGM thin films can be directly prepared on magnesium oxide (MgO), strontium titanate (STO), and iridium oxide stabilized zirconia (YSZ) (100) single crystals. However, this inevitably makes the size of the platinum group metal thin film subject to the development of the oxide crystal preparation process, and the price is relatively high. In contrast, monocrystalline silicon, silicon carbide and sapphire have a very complete industrial chain in terms of preparation and processing technology. Therefore, other equipment can be used to prepare the platinum group metal thin film after the oxide thin film on the silicon substrate. However, since the oxide film will react with water vapor or produce physical adsorption when exposed to the air, the surface state is changed, which increases the difficulty of the subsequent process. Therefore, by adopting the above method, high-quality platinum group metal thin films are often not obtained. In addition, the metal in the oxide layer often has the possibility of solid-phase reaction with the platinum group metal, which will lead to the deterioration of the quality of the platinum group metal layer.

发明内容SUMMARY OF THE INVENTION

有鉴于此,本发明的主要目的在于提供一种缓冲层结构及其制备方法,以期部分地解决上述技术问题中的至少之一。In view of this, the main purpose of the present invention is to provide a buffer layer structure and a preparation method thereof, so as to partially solve at least one of the above technical problems.

为了实现上述目的,作为本发明的一方面,提供了一种缓冲层结构,包括:In order to achieve the above object, as an aspect of the present invention, a buffer layer structure is provided, comprising:

衬底;substrate;

氧化物缓冲层,形成于所述衬底之上;an oxide buffer layer formed on the substrate;

氧化铱层,形成于所述氧化物缓冲层之上;an iridium oxide layer formed on the oxide buffer layer;

铂族金属籽晶层,形成于所述氧化铱层之上;a platinum group metal seed crystal layer formed on the iridium oxide layer;

铂族金属层,形成于所述铂族金属籽晶层之上。A platinum group metal layer is formed on the platinum group metal seed layer.

其中,所述衬底的材质选自碳化硅、硅和蓝宝石。Wherein, the material of the substrate is selected from silicon carbide, silicon and sapphire.

其中,所述氧化物缓冲层的材料选自氧化钇稳定氧化锆、氧化镁和钛酸锶中的至少之一,其厚度为15~170nm。Wherein, the material of the oxide buffer layer is selected from at least one of yttria-stabilized zirconia, magnesium oxide and strontium titanate, and its thickness is 15-170 nm.

其中,所述氧化铱层厚度为5~200nm;Wherein, the thickness of the iridium oxide layer is 5-200 nm;

所述铂族金属籽晶层的材料选自铂、钯、锇、铱、钌和铑中的至少之一。The material of the platinum group metal seed layer is selected from at least one of platinum, palladium, osmium, iridium, ruthenium and rhodium.

其中,所述铂族金属层的材料选自铂、钯、锇、铱、钌和铑中的至少之一,需与所述铂族金属籽晶层材料保持一致,其厚度为10~600nm。Wherein, the material of the platinum group metal layer is selected from at least one of platinum, palladium, osmium, iridium, ruthenium and rhodium, and needs to be consistent with the material of the platinum group metal seed layer, and its thickness is 10-600 nm.

作为本发明的另一方面,还提供了一种缓冲层结构的制备方法,包括以下步骤:As another aspect of the present invention, a preparation method of a buffer layer structure is also provided, comprising the following steps:

在衬底上制备氧化物缓冲层;preparing an oxide buffer layer on the substrate;

在氧化物缓冲层上原位制备氧化铱层;In-situ preparation of an iridium oxide layer on the oxide buffer layer;

在氧化铱层上原位制备铂族金属籽晶层;In-situ preparation of a platinum group metal seed layer on the iridium oxide layer;

在铂族金属籽晶层上制备铂族金属层。A platinum group metal layer is prepared on the platinum group metal seed layer.

其中,所述在衬底上制备氧化物缓冲层的步骤具体包括:衬底升温至250~1200℃,并保温10~60分钟,其中升温速率1~20℃/min;制备温度设置为250~1200℃,并在真空下制备厚度到5~20nm,然后通入氧气使得腔体真空度为10-5~100Torr,再继续制备到厚度为15~170nm;制备结束后在1~200Torr的高氧压下保温0.5~12小时;所述制备氧化物缓冲层的过程使用的方法选自脉冲激光沉积、磁控溅射、电子束蒸镀、离子束辅助沉积、分子束外延以及金属有机物化学气相沉积相关薄膜制备方法。Wherein, the step of preparing the oxide buffer layer on the substrate specifically includes: heating the substrate to 250-1200°C, and keeping the temperature for 10-60 minutes, wherein the heating rate is 1-20°C/min; the preparation temperature is set to 250-1200°C 1200°C, and prepare a thickness of 5-20nm under vacuum, and then inject oxygen to make the vacuum degree of the cavity 10-5-100Torr , and continue to prepare to a thickness of 15-170nm; Press and hold for 0.5 to 12 hours; the method used in the process of preparing the oxide buffer layer is selected from pulsed laser deposition, magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and metal organic chemical vapor deposition Related film preparation methods.

其中,所述在氧化物缓冲层上原位制备氧化铱层的步骤具体包括:衬底温度降至200℃后升温至250~1200℃,在10-5~100Torr氧压下制备5~200nm的氧化铱薄膜,制备结束后在1~200Torr的高氧压下保温0.5~12小时。Wherein, the step of preparing the iridium oxide layer in situ on the oxide buffer layer specifically includes: the temperature of the substrate is lowered to 200° C., and then the temperature is raised to 250-1200° C., under the oxygen pressure of 10 −5 to 100 Torr, the preparation of 5-200nm The iridium oxide film is kept for 0.5 to 12 hours under a high oxygen pressure of 1 to 200 Torr after the preparation.

其中,所述在氧化铱层上原位制备铂族金属籽晶层的步骤中,具体包括:衬底升温至250~1200℃,在10-5~100Torr的氧气或氩气气氛下制备铂族金属籽晶层。Wherein, the step of preparing the PGM seed crystal layer in situ on the iridium oxide layer specifically includes: heating the substrate to 250-1200°C, and preparing the PGM under an oxygen or argon atmosphere of 10 -5 -100 Torr Metal seed layer.

其中,所述在铂族金属籽晶层上制备铂族金属层的步骤具体包括:制备铂族金属层背景气压为10-5~100Torr,制备时间为2~10小时,衬底温度250~1200℃;所述制备铂族金属层的过程使用的方法选自磁控溅射、电子束蒸镀、离子束辅助沉积、分子束外延以及金属有机物化学气相沉积相关薄膜制备方法。Wherein, the step of preparing the platinum group metal layer on the platinum group metal seed layer specifically includes: preparing the platinum group metal layer with a background gas pressure of 10 -5 to 100 Torr, a preparation time of 2 to 10 hours, and a substrate temperature of 250 to 1200 Torr. ℃; the method used in the process of preparing the platinum group metal layer is selected from magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and metal organic chemical vapor deposition related thin film preparation methods.

基于上述技术方案可知,本发明的缓冲层结构及其制备方法相对于现有技术至少具有如下有益效果之一:Based on the above technical solutions, the buffer layer structure and the preparation method thereof of the present invention have at least one of the following beneficial effects compared to the prior art:

1、采用碳化硅、硅以及蓝宝石等作为衬底,制备加工流程与当前半导体工艺相融合,衬底尺寸选择范围广,工艺稳定性高,可更好的满足后续要求;1. Using silicon carbide, silicon and sapphire as the substrate, the preparation process is integrated with the current semiconductor process, the substrate size has a wide selection range, and the process stability is high, which can better meet the subsequent requirements;

2、氧化铱的存在既降低了相邻薄膜晶体失配程度,又作为阻挡层抑制了铂族金属与氧化物缓冲层的固相反应,从而有效提高铂族金属的质量;2. The existence of iridium oxide not only reduces the crystal mismatch degree of adjacent thin films, but also acts as a barrier layer to inhibit the solid-phase reaction between platinum group metals and oxide buffer layers, thereby effectively improving the quality of platinum group metals;

3、原位制备籽晶层,避免了氧化物与空气中的氧气、水蒸气等反应,使得薄膜表面维持较好的状态,降低了后续制备铂族金属层的难度;3. The in-situ preparation of the seed layer avoids the reaction of oxides with oxygen and water vapor in the air, so that the film surface maintains a good state and reduces the difficulty of subsequent preparation of platinum group metal layers;

4、氧化铱/铂族金属可作为某些器件的背电极,从而减少了器件后续工艺的复杂性;且可降低信号传输电阻率,并能提高器件可靠性。4. Iridium oxide/platinum group metal can be used as the back electrode of some devices, thereby reducing the complexity of the subsequent process of the device; and can reduce the signal transmission resistivity, and can improve the reliability of the device.

附图说明Description of drawings

图1是本发明的缓冲层结构的示意图;Fig. 1 is the schematic diagram of the buffer layer structure of the present invention;

图2是本发明实施例中缓冲层的制备方法流程图。FIG. 2 is a flow chart of a method for preparing a buffer layer in an embodiment of the present invention.

上述附图中,附图标记的含义如下:In the above drawings, the meanings of the reference signs are as follows:

101、衬底;102、氧化物缓冲层;103、氧化铱层;101, substrate; 102, oxide buffer layer; 103, iridium oxide layer;

104、铂族金属籽晶层;105,铂族金属层。104. PGM seed layer; 105, PGM layer.

具体实施方式Detailed ways

为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明作进一步的详细说明。In order to make the objectives, technical solutions and advantages of the present invention more clearly understood, the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

本发明公开一种缓冲层结构及其制备方法,包括:衬底/氧化物缓冲层/氧化铱层/铂族金属籽晶层/铂族金属层。通过原位制备氧化铱/铂族金属籽晶层,提高了铂族金属制备工艺的可重复性,制备的铂族金属薄膜具有较好的质量。铂族金属薄膜可作为外延金刚石的缓冲层,亦可为诸如压电微机械系统的背电极,可降低信号传输电阻率,并能提高器件可靠性。同时,由于铂族金属在自旋量子器件中的广泛应用,因此该结构也可应用于此领域。The invention discloses a buffer layer structure and a preparation method thereof, comprising: substrate/oxide buffer layer/iridium oxide layer/platinum group metal seed crystal layer/platinum group metal layer. By preparing the iridium oxide/platinum group metal seed crystal layer in situ, the repeatability of the platinum group metal preparation process is improved, and the prepared platinum group metal film has better quality. The platinum group metal film can be used as a buffer layer for epitaxial diamond, or as a back electrode for piezoelectric micromechanical systems, which can reduce the signal transmission resistivity and improve device reliability. At the same time, due to the wide application of platinum group metals in spin quantum devices, the structure can also be applied in this field.

具体的,本发明公开了一种缓冲层结构,如图1所示,包括:Specifically, the present invention discloses a buffer layer structure, as shown in FIG. 1 , including:

衬底101;substrate 101;

氧化物缓冲层102,形成于所述衬底101之上;an oxide buffer layer 102 formed on the substrate 101;

氧化铱层103,形成于所述氧化物缓冲层102之上;an iridium oxide layer 103 formed on the oxide buffer layer 102;

铂族金属籽晶层104,形成于所述氧化铱层103之上;a platinum group metal seed layer 104 formed on the iridium oxide layer 103;

铂族金属层105,形成于所述铂族金属籽晶层104之上。The platinum group metal layer 105 is formed on the platinum group metal seed layer 104 .

其中,所述衬底101的材质选自碳化硅、硅和蓝宝石。Wherein, the material of the substrate 101 is selected from silicon carbide, silicon and sapphire.

其中,所述氧化物缓冲层101的材料选自氧化钇稳定氧化锆、氧化镁和钛酸锶中的至少之一,其厚度为15~170nm。Wherein, the material of the oxide buffer layer 101 is selected from at least one of yttria-stabilized zirconia, magnesium oxide and strontium titanate, and the thickness thereof is 15-170 nm.

其中,所述氧化铱层103厚度为5~200nm;Wherein, the thickness of the iridium oxide layer 103 is 5-200 nm;

所述铂族金属籽晶层104的材料选自铂、钯、锇、铱、钌和铑中的至少之一。The material of the platinum group metal seed layer 104 is selected from at least one of platinum, palladium, osmium, iridium, ruthenium and rhodium.

其中,所述铂族金属层105的材料选自铂、钯、锇、铱、钌和铑中的至少之一,需与所述铂族金属籽晶层104材料保持一致,其厚度为10~600nm。Wherein, the material of the platinum group metal layer 105 is selected from at least one of platinum, palladium, osmium, iridium, ruthenium and rhodium, and needs to be consistent with the material of the platinum group metal seed layer 104, and its thickness is 10~ 600nm.

作为本发明的另一方面,还提供了一种缓冲层结构的制备方法,如图2所示,包括以下步骤:As another aspect of the present invention, a method for preparing a buffer layer structure is also provided, as shown in FIG. 2 , comprising the following steps:

201:在衬底上制备氧化物缓冲层;201: preparing an oxide buffer layer on a substrate;

202:在氧化物缓冲层上原位制备氧化铱层;202: in situ preparing an iridium oxide layer on the oxide buffer layer;

203:在氧化铱层上原位制备铂族金属籽晶层;203: in situ preparing a platinum group metal seed layer on the iridium oxide layer;

204:在铂族金属籽晶层上制备铂族金属层。204: Prepare a platinum group metal layer on the platinum group metal seed layer.

其中,所述在衬底上制备氧化物缓冲层的步骤具体包括:衬底升温至250~1200℃,并保温10~60分钟,其中升温速率1~20℃/min;制备温度设置为250~1200℃,并在真空下制备厚度到5~20nm,然后通入氧气使得腔体真空度为10-5~100Torr,再继续制备到厚度为15~170nm;制备结束后在1~200Torr的高氧压下保温0.5~12小时;所述制备氧化物缓冲层的过程使用的方法选自脉冲激光沉积、磁控溅射、电子束蒸镀、离子束辅助沉积、分子束外延以及金属有机物化学气相沉积相关薄膜制备方法。Wherein, the step of preparing the oxide buffer layer on the substrate specifically includes: heating the substrate to 250-1200°C, and keeping the temperature for 10-60 minutes, wherein the heating rate is 1-20°C/min; the preparation temperature is set to 250-1200°C 1200°C, and prepare a thickness of 5-20nm under vacuum, and then inject oxygen to make the vacuum degree of the cavity 10-5-100Torr , and continue to prepare to a thickness of 15-170nm; Press and hold for 0.5 to 12 hours; the method used in the process of preparing the oxide buffer layer is selected from pulsed laser deposition, magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and metal organic chemical vapor deposition Related film preparation methods.

其中,所述在氧化物缓冲层上原位制备氧化铱层的步骤具体包括:衬底温度降至200℃后升温至250~1200℃,在10-5~100Torr氧压下制备5~200nm的氧化铱薄膜,制备结束后在1~200Torr的高氧压下保温0.5~12小时。Wherein, the step of preparing the iridium oxide layer in situ on the oxide buffer layer specifically includes: the temperature of the substrate is lowered to 200° C., and then the temperature is raised to 250-1200° C., under the oxygen pressure of 10 −5 to 100 Torr, the preparation of 5-200nm The iridium oxide film is kept for 0.5 to 12 hours under a high oxygen pressure of 1 to 200 Torr after the preparation.

其中,所述在氧化铱层上原位制备铂族金属籽晶层的步骤中,具体包括:衬底升温至250~1200℃,在10-5~100Torr的氧气或氩气气氛下制备铂族金属籽晶层。Wherein, the step of preparing the PGM seed crystal layer in situ on the iridium oxide layer specifically includes: heating the substrate to 250-1200°C, and preparing the PGM under an oxygen or argon atmosphere of 10 -5 -100 Torr Metal seed layer.

其中,所述在铂族金属籽晶层上制备铂族金属层的步骤具体包括:制备铂族金属层背景气压为10-5~100Torr,制备时间为2~10小时,衬底温度250~1200℃;所述制备铂族金属层的过程使用的方法选自磁控溅射、电子束蒸镀、离子束辅助沉积、分子束外延以及金属有机物化学气相沉积相关薄膜制备方法。Wherein, the step of preparing the platinum group metal layer on the platinum group metal seed layer specifically includes: preparing the platinum group metal layer with a background gas pressure of 10 -5 to 100 Torr, a preparation time of 2 to 10 hours, and a substrate temperature of 250 to 1200 Torr. ℃; the method used in the process of preparing the platinum group metal layer is selected from magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and metal organic chemical vapor deposition related thin film preparation methods.

下面列举本发明的两个优选实施例。Two preferred embodiments of the present invention are listed below.

实施例1Example 1

本实施例在硅衬底上制备YSZ/Ir薄膜的方法包括如下步骤:The method for preparing the YSZ/Ir thin film on a silicon substrate in this embodiment includes the following steps:

首先制备YSZ层。具体地,将硅衬底置于在脉冲激光设备中,将设备真空抽至高真空。以5℃/min升温至制备温度保温1小时。在本底真空下制备5分钟后通入20sccm氧气,继续制备45分钟。制备结束后,进一步升高氧压,保温1小时。并以5℃/min降至200℃左右,随炉冷却。The YSZ layer is first prepared. Specifically, the silicon substrate was placed in a pulsed laser device, and the device was evacuated to a high vacuum. The temperature was raised to the preparation temperature at 5°C/min for 1 hour. After 5 minutes of preparation under background vacuum, 20 sccm of oxygen was introduced, and the preparation was continued for 45 minutes. After the preparation, the oxygen pressure was further increased, and the temperature was kept for 1 hour. And reduce to about 200 ℃ at 5 ℃/min, and cool with the furnace.

将上述制备的Si/YSZ样品放入磁控溅射设备中,抽至高真空;升温至制备温度,保温1小时。通入氩气使得设备保持恒定压力制备Ir层约2.5小时。The Si/YSZ sample prepared above was put into a magnetron sputtering equipment, evacuated to high vacuum; heated to the preparation temperature, and kept for 1 hour. The Ir layer was prepared for about 2.5 hours by bubbling argon to keep the equipment at a constant pressure.

实施例2Example 2

首先制备YSZ层。具体地,将硅衬底置于在脉冲激光设备中,将设备真空抽至高真空。以5℃/min升温至恒定温度,保温1小时。在本底真空下制备5分钟后通入20sccm氧气,继续制备45分钟。制备结束后,进一步升高氧压,保温1小时。并以5℃/min降至200℃左右。The YSZ layer is first prepared. Specifically, the silicon substrate was placed in a pulsed laser device, and the device was evacuated to a high vacuum. The temperature was raised to a constant temperature at 5°C/min, and the temperature was maintained for 1 hour. After 5 minutes of preparation under background vacuum, 20 sccm of oxygen was introduced, and the preparation was continued for 45 minutes. After the preparation, the oxygen pressure was further increased, and the temperature was kept for 1 hour. And it is lowered to about 200°C at 5°C/min.

然后制备氧化铱层。以5℃/min升温至恒定温度,通入20sccm氧气,制备氧化铱层。然后进一步升至高氧压,保温1小时。并以5℃/min降至200℃左右。An iridium oxide layer is then prepared. The temperature was raised to a constant temperature at 5°C/min, and 20 sccm of oxygen was introduced to prepare an iridium oxide layer. It was then further elevated to hyperoxia and held for 1 hour. And it is lowered to about 200°C at 5°C/min.

继续制备铱籽晶层。以5℃/min升温至恒定温度,通入20sccm氩气,制备铱籽晶层。保温一小时,并以5℃/min降至200℃左右,随炉冷却。Continue to prepare the iridium seed layer. The temperature was raised to a constant temperature at 5°C/min, and 20 sccm of argon was passed through to prepare an iridium seed layer. Incubate for one hour, and then reduce to about 200°C at 5°C/min, and cool with the furnace.

将上述制备的硅/氧化钇稳定氧化锆/氧化铱/铱籽晶层样品放入磁控溅射设备中,抽至高真空;升温至恒定温度,保温1小时。通入氩气使得设备保持一定的压力;射频电源下制备Ir层约2.5小时。Put the silicon/yttrium oxide stabilized zirconia/iridium oxide/iridium seed layer sample prepared above into a magnetron sputtering device, pump to high vacuum; heat up to a constant temperature, and keep the temperature for 1 hour. Argon gas was introduced to keep the equipment under a certain pressure; the Ir layer was prepared under the radio frequency power supply for about 2.5 hours.

以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The specific embodiments described above further describe the purpose, technical solutions and beneficial effects of the present invention in detail. It should be understood that the above-mentioned specific embodiments are only specific embodiments of the present invention, and are not intended to limit the present invention. Within the spirit and principle of the present invention, any modifications, equivalent replacements, improvements, etc. made should be included within the protection scope of the present invention.

Claims (10)

1. A buffer layer structure, comprising:
a substrate;
an oxide buffer layer formed over the substrate;
an iridium oxide layer formed on the oxide buffer layer;
a platinum group metal seed layer formed over the iridium oxide layer;
a platinum group metal layer formed on the platinum group metal seed layer;
the material of the platinum group metal layer is required to be the same as that of the platinum group metal seed crystal layer.
2. The buffer layer structure of claim 1, wherein the substrate is selected from the group consisting of silicon carbide, silicon, and sapphire.
3. The buffer layer structure of claim 1, wherein the oxide buffer layer is made of at least one material selected from the group consisting of yttria-stabilized zirconia, magnesia, and strontium titanate, and has a thickness of 15 to 170nm.
4. The buffer layer structure of claim 1, wherein the iridium oxide layer has a thickness of 5 to 200nm;
the platinum group metal seed layer is made of at least one material selected from the group consisting of platinum, palladium, osmium, iridium, ruthenium, and rhodium.
5. The buffer layer structure of claim 1, wherein the platinum group metal layer is made of at least one material selected from the group consisting of platinum, palladium, osmium, iridium, ruthenium, and rhodium, and has a thickness of 10 to 600nm.
6. A method of preparing a buffer layer structure according to any of claims 1 to 5, comprising the steps of:
preparing an oxide buffer layer on a substrate;
preparing an iridium oxide layer in situ on the oxide buffer layer;
preparing a platinum group metal seed crystal layer in situ on the iridium oxide layer;
a platinum group metal layer is prepared on the platinum group metal seed layer.
7. The method according to claim 6, wherein the step of preparing the oxide buffer layer on the substrate specifically comprises: heating the substrate to 250-1200 ℃, and keeping the temperature for 10-60 minutes, wherein the heating rate is 1-20 ℃/min; the preparation temperature is set to be 250-1200 ℃, the preparation thickness is 5-20 nm under vacuum, and then oxygen is introduced to ensure that the vacuum degree of the cavity is 10 -5 About 100Torr, and then continuously preparing the silicon carbide powder until the thickness is 15-170 nm; after the preparation is finished, the temperature is preserved for 0.5 to 12 hours under the high oxygen pressure of 1 to 200 Torr; the method used in the process of preparing the oxide buffer layer is selected from the group consisting of pulse laser deposition, magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and metal organic chemical vapor deposition related film preparation methods.
8. The method of claim 6The preparation method is characterized in that the step of preparing the iridium oxide layer on the oxide buffer layer in situ specifically comprises the following steps: the temperature of the substrate is reduced to 200 ℃, and then is increased to 250-1200 ℃ at 10 DEG C -5 An iridium oxide thin film of 5 to 200nm is prepared under an oxygen pressure of 100Torr, and after the preparation is completed, the film is kept at a high oxygen pressure of 1 to 200Torr for 0.5 to 12 hours.
9. The preparation method according to claim 6, wherein the step of preparing the platinum group metal seed layer in situ on the iridium oxide layer specifically comprises: the substrate is heated to 250-1200 ℃ at 10 -5 The platinum group metal seed layer is prepared under an oxygen or argon atmosphere of about 100 Torr.
10. The method according to claim 6, wherein the step of preparing the platinum group metal layer on the platinum group metal seed layer specifically comprises: the background gas pressure for preparing the platinum group metal layer is 10 -5 About 100Torr, the preparation time is 2 to 10 hours, and the substrate temperature is 250 to 1200 ℃; the method used in the process of preparing the platinum group metal layer is selected from magnetron sputtering, electron beam evaporation, ion beam assisted deposition, molecular beam epitaxy and a preparation method of a film related to metal organic chemical vapor deposition.
CN201911360215.3A 2019-12-25 2019-12-25 Buffer layer structure and preparation method thereof Active CN111048404B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911360215.3A CN111048404B (en) 2019-12-25 2019-12-25 Buffer layer structure and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911360215.3A CN111048404B (en) 2019-12-25 2019-12-25 Buffer layer structure and preparation method thereof

Publications (2)

Publication Number Publication Date
CN111048404A CN111048404A (en) 2020-04-21
CN111048404B true CN111048404B (en) 2022-10-18

Family

ID=70239788

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911360215.3A Active CN111048404B (en) 2019-12-25 2019-12-25 Buffer layer structure and preparation method thereof

Country Status (1)

Country Link
CN (1) CN111048404B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005219962A (en) * 2004-02-05 2005-08-18 Sumitomo Electric Ind Ltd Diamond single crystal substrate and manufacturing method thereof
CN104499047A (en) * 2014-12-20 2015-04-08 哈尔滨工业大学 Substrate for realizing heteroepitaxial growth of large-size monocrystal diamond and preparation method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100585919B1 (en) * 2004-01-15 2006-06-01 학교법인 포항공과대학교 Gallium Nitride Group IIIVV Compound Semiconductor Device and Manufacturing Method Thereof
JP5377212B2 (en) * 2009-10-13 2013-12-25 信越化学工業株式会社 Method for producing single crystal diamond substrate
US9515075B1 (en) * 2015-08-31 2016-12-06 Cypress Semiconductor Corporation Method for fabricating ferroelectric random-access memory on pre-patterned bottom electrode and oxidation barrier

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005219962A (en) * 2004-02-05 2005-08-18 Sumitomo Electric Ind Ltd Diamond single crystal substrate and manufacturing method thereof
CN104499047A (en) * 2014-12-20 2015-04-08 哈尔滨工业大学 Substrate for realizing heteroepitaxial growth of large-size monocrystal diamond and preparation method thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Mike andersson et al.Tailoring of field effect gas sensors for sensing of non-hydrogen containing substances from mechanistic studies on model systems.《IEEE sensors 2009 conference》.2009, *
Tailoring of field effect gas sensors for sensing of non-hydrogen containing substances from mechanistic studies on model systems;Mike andersson et al;《IEEE sensors 2009 conference》;20091231;第2031页-第2035页 *

Also Published As

Publication number Publication date
CN111048404A (en) 2020-04-21

Similar Documents

Publication Publication Date Title
JP3380313B2 (en) Diamond field effect transistor
US9752255B2 (en) Base material on which single-crystal diamond is grown comprised of a base substrate, bonded single-crystal MgO layer, and heteroepitaxial film, and method for manufacturing a single-crystal diamond substrate on the base material
CN109136869B (en) Metal-doped gallium oxide transparent conductive film for ultraviolet band and preparation method thereof
TW201316576A (en) Superconducting thin-film material and method for manufacturing same
CN110265500B (en) 4H-SiC pixel Schottky radiation detector and preparation method thereof
CN110993504A (en) Ga based on SiC substrate2O3Preparation method of film and Ga based on SiC substrate2O3Film(s)
KR102045027B1 (en) Method for Preparing Oxide Thin Transistor, and Oxide Thin Transistor Prepared by Using the Same
CN111048404B (en) Buffer layer structure and preparation method thereof
US20090294776A1 (en) Highly Oxygen-Sensitive Silicon Layer and Method for Obtaining Same
JP3615081B2 (en) Method for producing GaN single crystal
CN1512602A (en) Surface modification method for making high temperature superconducting devices
WO2024195321A1 (en) Epitaxial wafer, soi wafer, and method for manufacturing same
CN109860058B (en) A kind of preparation method of gallium oxide/copper gallium oxygen heterojunction
CN117174571A (en) Composite substrate and preparation method thereof
CN1694225A (en) GaN/β-Ga2O3Composite substrate material and preparation method thereof
TWI246204B (en) Electrode for p-type SiC
CN112820635A (en) Semiconductor structure, self-supporting gallium nitride layer and preparation method thereof
CN105483617A (en) A method for preparing Mg2Si film on non-silicon substrate
CN106350773A (en) Method for increasing high-temperature thermoelectric potential of layered cobalt-based oxide films
US20200312659A1 (en) Method for the preparation of gallium oxide/copper gallium oxide heterojunction
CN107059119B (en) Method for preparing polycrystalline SiC film through sapphire substrate
CN113832541B (en) Preparation method of composite substrate for epitaxial growth of large-size single crystal diamond
CN111129111A (en) Semiconductor device, method of manufacturing the same, and integrated circuit
JP2002261011A (en) Multilayer substrate for device
CN103132144A (en) A kind of method for preparing Cu2O thin film

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant