Sample-hold ultra-low power consumption band-gap reference circuit
Technical Field
The invention relates to the field of integrated circuit design, in particular to a sampling hold ultra-low power consumption band gap reference circuit.
Background
The age of handheld devices becoming more developed and more convenient, and low power consumption is a critical research topic for chip design. The band gap reference is used as a reference source reference circuit of the chip and is generally required to be started in a low-power consumption mode, so that the band gap reference circuit with ultra-low power consumption has important significance.
In the power management system of the chip, the accuracy requirement of the output voltage is high, and a high-accuracy voltage reference is needed. The ultra-low power consumption voltage reference has poorer precision compared with the common power consumption voltage reference. Under the high temperature condition, the leakage current of the transistor is increased to the nanoampere level sharply, so that the leakage current seriously affects the precision of the ultra-low power consumption voltage reference. Under the high temperature condition, the ultra-low power consumption voltage reference precision is difficult to ensure. Another problem with ultra low power consumption voltage references is the weak noise immunity. For example, a typical quiescent current is a voltage reference of 100nA, with a loop unity gain bandwidth of about a few kHz, and a power management system that is noisy due to periodic power switching. As shown in fig. 1, the voltage reference is connected to the error amplifier input of the power supply system, and the other end of the error amplifier input is connected to the feedback network of the output voltage. Because of the influence of the error amplifier input on the parasitic capacitance of the tube, the disturbance of the feedback voltage can bring about larger noise interference. For the ultra-low power consumption voltage reference or the ultra-low power consumption voltage buffer circuit, because the loop bandwidth and the adjustment capability are limited, the interference noise can bring about larger voltage fluctuation, and the kickback noise can influence the voltage reference precision and other circuit modules.
Disclosure of Invention
In order to solve the defects of the technology, the invention provides the sample-hold ultra-low power consumption band-gap reference circuit which can obtain higher-precision reference voltage and reduce average quiescent current.
The technical scheme adopted by the invention for realizing the technical effects is as follows:
The ultra-low power consumption band gap reference circuit comprises a sampling and holding reference circuit, an error amplifier, a power stage circuit, an ultra-low static voltage current reference and a low voltage protection module, wherein the ultra-low static voltage current reference is connected with the low voltage protection module and is used for providing reference voltage, the voltage input end of the error amplifier is connected with the voltage output end of the sampling and holding reference circuit and is used for obtaining reference voltage which is started quickly, the other interface of the voltage input end of the error amplifier is connected to a feedback network for outputting voltage, the voltage output end of the error amplifier is connected with the power stage circuit, and the voltage output end of the feedback network is connected with the voltage output end of the power stage circuit and outputs stable voltage.
Preferably, in the sample-and-hold ultra-low power consumption bandgap reference circuit, the sample-and-hold reference circuit includes a sample-and-hold circuit and a fast-start bandgap reference circuit, the fast-start bandgap reference circuit is connected with the sample-and-hold circuit, and the sample-and-hold circuit is connected with a voltage input end of the error amplifier.
Preferably, in the sample-and-hold ultra-low power bandgap reference circuit, the bandgap reference output by the fast start bandgap reference circuit wakes up every 20ms, and is used for refreshing the reference voltage on the holding capacitor Chold in the sample-and-hold circuit.
Preferably, in the sample-and-hold ultra-low power bandgap reference circuit, during the bandgap reference off period, the holding capacitor Chold in the sample-and-hold circuit uses a 20pF capacitor for maintaining the reference voltage within the 1.5% voltage accuracy range.
Preferably, in the sample-and-hold ultra-low power bandgap reference circuit, when the voltage of the capacitor Cc in the fast-start bandgap reference circuit is too low, the gate of the transistor MN1 in the fast-start bandgap reference circuit is precharged by the ultra-low quiescent voltage current reference, and the transistor MN1 tube pulls up the capacitor Cc at start time by the transistor MN3 in the fast-start bandgap reference circuit.
Preferably, in the above sample-and-hold ultra-low power bandgap reference circuit, after the output voltage is stabilized, the sample-and-hold circuit uses a sampling time of 5us to refresh the reference voltage on the holding capacitor Chold in the sample-and-hold circuit.
The invention has the beneficial effects that the starting speed of the circuit can be accelerated through the sample hold reference circuit, the output band gap reference wakes up once every 20ms, the capacitor Chold is used for refreshing the reference voltage in the sample hold reference circuit, and the capacitor Chold can be kept within the voltage precision range of 1.5% by using the 20pF capacitor during the closing period of the band gap reference, thereby taking the voltage precision and the static current into consideration, and being suitable for ultra-low power consumption design.
Drawings
FIG. 1 is a schematic diagram of a kick noise disturbance path of a common voltage reference connected to a power supply system;
FIG. 2 is a block diagram of the present invention;
fig. 3 is a circuit diagram of a sample-and-hold reference circuit according to the present invention.
Detailed Description
For a further understanding of the invention, reference should be made to the drawings and to the following specific examples.
In the description of the present invention, it should be understood that the terms "upper," "lower," "front," "rear," "left," "right," "top," "bottom," "inner," "outer," and the like indicate or are based on the orientation or positional relationship shown in the drawings, merely to facilitate description of the present invention and to simplify the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention.
As shown in FIG. 2, the ultra-low power consumption band-gap reference circuit with sample and hold provided by the embodiment of the invention comprises a sample and hold reference circuit, an error amplifier, a power stage circuit, an ultra-low static voltage current reference and a low voltage protection module. The ultra-low static voltage current reference and low voltage protection module is used for providing reference voltage. The voltage input end of the error amplifier is connected with the voltage output end of the sampling and holding reference circuit and is used for acquiring the reference voltage for quick starting. The other interface of the voltage input end of the error amplifier is connected to the feedback network of the output voltage, and the voltage output end of the error amplifier is connected with the power stage circuit. The voltage output end of the feedback network is connected with the voltage output end of the power stage circuit and outputs stable voltage.
Further in the preferred embodiment of the present invention, as shown in fig. 2, the sample-and-hold reference circuit comprises a sample-and-hold circuit and a fast-start bandgap reference circuit, the fast-start bandgap reference circuit being connected to the sample-and-hold circuit, the sample-and-hold circuit being connected to the voltage input of the error amplifier. As shown in fig. 3, the bandgap reference output by the fast-start bandgap reference circuit wakes up every 20ms for refreshing the reference voltage on the holding capacitor Chold in the sample-and-hold circuit. During the bandgap reference off period, the holding capacitor Chold in the sample-and-hold circuit uses a 20pF capacitor to maintain the reference voltage within a 1.5% voltage accuracy range. When the voltage of the capacitor Cc in the fast-start bandgap reference circuit is too low, the gate of the transistor MN1 in the fast-start bandgap reference circuit is precharged with the ultra-low quiescent voltage current reference. Transistor MN1 transistor pulls up capacitor Cc quickly at start-up through transistor MN3 in the fast-start bandgap reference circuit. After the output voltage stabilizes, the sample-and-hold circuit uses a sampling time of 5us to refresh the reference voltage on the holding capacitor Chold in the sample-and-hold circuit.
As shown in fig. 2, the reference voltage of the error amplifier uses the voltage reference output by the fast-start bandgap reference circuit, and after the voltage reference is stable, the voltage reference is sampled onto the holding capacitor Chold by the sample-and-hold circuit. After the voltage reference sampling is completed, the voltage reference is turned off to save power consumption. The reference voltage of the error amplifier is the voltage after sampling and holding, so that the influence of kickback noise is eliminated. The ultra-low quiescent current voltage reference provides a reference voltage only to the relatively "quiet" low voltage protection module. By using the stable voltage reference output by the sample-and-hold reference circuit, the reference voltage with higher precision can be obtained, and the average quiescent current can be reduced.
Further, as shown in fig. 3, the sample-and-hold reference circuit is used to generate the output reference voltage of the PMF comparator, which needs to be kept present all the time since the reference voltage needs to be used in the sleep state. Although the quiescent current of the band gap reference with a common structure can achieve the nanoampere level, the layout area is large, and meanwhile, the precision is not high. The sample-hold reference circuit shown in fig. 3 combines voltage precision and quiescent current, and is suitable for ultra-low power consumption design. The bandgap reference output by the fast start bandgap reference circuit wakes up once for 20ms to refresh the reference voltage on the holding capacitor Chold. During the bandgap reference off period, the holding capacitor Chold uses a 20pF capacitor for maintaining the reference voltage within 1.5% voltage accuracy. When the 20ms timer is triggered, the bandgap reference circuit starts. In order to accelerate the starting speed of the circuit, when the voltage of the capacitor Cc is too low, since the circuit precharges the gate of the MN1, the MN1 pipe pulls up Cc rapidly during starting through the MN3, thereby accelerating the starting speed. The fast start bandgap reference is capable of achieving an output voltage to 1.5% accuracy within t1=20us, and after the output voltage stabilizes, the reference voltage on the holding capacitor Chold is refreshed using a sample time of t2=5us.
In summary, the invention can accelerate the circuit starting speed by the sample hold reference circuit, the output band gap reference wakes up once every 20ms, which is used for refreshing the reference voltage on the capacitor Chold in the sample hold reference circuit, and during the closing period of the band gap reference, the capacitor Chold can be kept within the voltage precision range of 1.5% by using the capacitor of 20pF, which gives consideration to the voltage precision and the quiescent current, and is suitable for the design of ultra-low power consumption.
The foregoing has shown and described the basic principles, principal features and advantages of the invention. It will be understood by those skilled in the art that the present invention is not limited to the foregoing embodiments, but rather, the foregoing embodiments and description illustrate the principles of the invention, and that various changes and modifications may be effected therein without departing from the spirit and scope of the invention as defined by the appended claims and their equivalents.