CN111580421B - Special debugging terminal for power system automation network and method thereof - Google Patents
Special debugging terminal for power system automation network and method thereof Download PDFInfo
- Publication number
- CN111580421B CN111580421B CN202010250492.5A CN202010250492A CN111580421B CN 111580421 B CN111580421 B CN 111580421B CN 202010250492 A CN202010250492 A CN 202010250492A CN 111580421 B CN111580421 B CN 111580421B
- Authority
- CN
- China
- Prior art keywords
- terminal
- electrically connected
- resistor
- capacitor
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24215—Scada supervisory control and data acquisition
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Power Sources (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a special debugging terminal for an automatic network of a power system and a method thereof, wherein the debugging terminal comprises a power supply module, a power supply conversion module, a storage module, a network interface module, an embedded CPU and a touch screen; the power output end of the power supply module is connected with the power input end of the power supply conversion module to supply power to the network interface module, the embedded CPU and the touch screen, the storage module is electrically connected with the embedded CPU, the network interface module performs data interaction with the accessed power system network equipment through the Ethernet interface and serves as a physical access layer of the embedded CPU network communication, and the embedded CPU receives network information of the power system network equipment, analyzes the network information and then sends the network information to the touch screen to be displayed. The technical scheme adopts the processor based on the operating system, has stronger program portability, greatly simplifies the complexity of system program development and improves the efficiency of system design.
Description
Technical Field
The invention relates to the technical field of power system network testing, in particular to a special debugging terminal for an automatic network of a power system and a method thereof.
Background
A computer-based network equipment debugging method is provided in the document IEC61850 network message analysis system design and application in 220kV Sanxiang digital transformer substations. According to the implementation method based on the computer, the needed computer cannot be debugged conveniently due to the limitation of occupied volume. The document "design of receiving module of network message analysis system" provides a method for designing a network equipment debugging device based on FPGA. The patent 'a manufacturing method of a digital transformer substation message analyzer' provides a design method of a network equipment debugging device based on a single chip microcomputer.
The design method of the network equipment debugging device based on the FPGA and the single chip microcomputer can be handheld. However, when the FPGA and the single chip microcomputer implement network communication, peripheral circuit design and programming are complex, and implementation is difficult. Meanwhile, the data analysis result is displayed, and the design of sending related control instructions is difficult to realize conveniently.
Disclosure of Invention
The technical scheme adopts a processor based on an operating system, has stronger program portability, greatly simplifies the complexity of system program development, improves the efficiency of system design, and simultaneously adopts an anti-collision mechanism to transmit and acquire information, thereby greatly improving the safety of information acquisition and the stability of the system.
In order to achieve the technical purpose, the invention provides a technical scheme that the special debugging terminal for the automatic network of the power system comprises a power supply module, a power supply conversion module, a storage module, a network interface module, an embedded CPU and a touch screen; the power output end of the power supply module is connected with the power input end of the power supply conversion module to supply power to the network interface module, the embedded CPU and the touch screen, and the power output end of the power supply conversion module is electrically connected with the touch screen through the touch screen driving circuit; the storage module is electrically connected with the embedded CPU, the network interface module performs data interaction with the accessed power system network equipment through the Ethernet interface and serves as a physical access layer of the embedded CPU network communication, and the embedded CPU receives the network information of the power system network equipment, analyzes the network information and then sends the network information to the touch screen for display; an operator sends a network command to the power system network equipment by operating the touch screen, so that the power system network equipment feeds back corresponding information to verify the corresponding network communication performance.
Preferably, the output end of the power supply module is provided with a filter element for filtering high-frequency interference signals on the power supply.
Preferably, the filter element is one of an electrolytic capacitor and a ceramic capacitor.
Preferably, the embedded CPU is a microprocessor S3C2416 based on ARM920T kernel.
Preferably, the touch screen driving circuit comprises a backlight driving circuit and a white light driving circuit; the backlight driving circuit comprises a driving chip U2, a first pin of the driving chip U2 is electrically connected with a power supply through an inductor L1, a fifth pin of the driving chip U2 is electrically connected with a fourth pin and then is grounded through a capacitor C13, a second pin of the driving chip U2 is grounded, a 1 st pin of the driving chip U2 is electrically connected with an anode terminal of a zener diode D2, a cathode terminal of the zener diode D2 is electrically connected with a first terminal of a resistor R8, a second terminal of the resistor R8 is electrically connected with a third pin of the driving chip U2, a third pin of the driving chip U2 is electrically connected with a first terminal of a resistor R9, a second terminal of the resistor R9 is electrically connected with a first terminal of a resistor R10, a second terminal of the resistor R10 is grounded, a first terminal of the resistor R8 is electrically connected with a first terminal of a capacitor C14, a second terminal of a capacitor C14 is electrically connected, a first terminal of a capacitor C14 is electrically connected with a cathode terminal of an anode diode D5, a cathode terminal of a diode D5 is electrically connected with a cathode terminal 3, an anode end of the diode D3 is electrically connected with a first end of the capacitor C15D, a second end of the capacitor C15 is electrically connected with an anode end of the zener diode D2, a cathode end of the diode D3 is electrically connected with a first end of the resistor R11, a second end of the resistor R11 is electrically connected with a first end of the resistor R12, a second end of the resistor R12 is electrically connected with a first end of the resistor R13, a second end of the resistor R13 is grounded, a first end of the resistor R12 is electrically connected with a first end of the capacitor C16, a second end of the capacitor C16 is electrically connected with a second end of the resistor R13, and a first end of the capacitor C16 is used as a VGH end of the touch screen; the second end of the capacitor C15 is electrically connected to the first end of the capacitor C17, the second end of the capacitor C17 is electrically connected to the cathode of the diode D6, the anode of the diode D6 is electrically connected to the first end of the resistor R15, the second end of the resistor R15 is electrically connected to the first end of the resistor R16, the second end of the resistor R16 is electrically connected to the cathode of the diode D4, the anode of the diode D4 is electrically connected to the cathode of the diode D6, the first end of the resistor R16 is electrically connected to the first end of the capacitor C18, the second end of the capacitor C18 is grounded, and the first end of the capacitor C18 is used as the VGL end of the touch screen.
Preferably, the white light driving circuit comprises a voltage stabilizing chip U3, a voltage stabilizing chip U3 XZ5121, a second pin of the voltage stabilizing chip U3 is grounded, a fourth pin of the voltage stabilizing chip U3 is electrically connected with a first end of a resistor R18, a second end of the resistor R18 is connected with a 3V DC power supply, a first end of a resistor R18 is electrically connected with a thirty-third pin of the embedded CPU, a sixth pin of the voltage stabilizing chip U3 is electrically connected with a first end of a capacitor C20, a second end of the capacitor C20 is grounded, a first end of a capacitor C20 is connected with a 5V DC power supply, a first end of a capacitor C20 is electrically connected with a first end of an inductor L2, a second end of an inductor L2 is electrically connected with a first pin of a voltage stabilizing chip U3, a first pin of the voltage stabilizing chip U3 is electrically connected with an anode end of a voltage stabilizing diode D5, a cathode end of the stabilizing diode D5 is electrically connected with a first end of the capacitor C68642, a second end of the capacitor C21 is electrically connected with a cathode end of the capacitor C21, the third pin of the voltage stabilizing chip U3 is electrically connected to the first end of the resistor R19, the second end of the resistor R19 is grounded, the first end of the resistor R19 is electrically connected to the first end of the resistor R20, the second end of the resistor R20 is electrically connected to the second end of the resistor R19, and the first end of the resistor R20 is electrically connected to the negative terminal of the LED.
Preferably, the power conversion module includes a power conversion circuit, the power conversion circuit includes a voltage regulation chip U5, the voltage regulation chip U5 is an XZ3410 type voltage regulation chip, a first pin of the voltage regulation chip U5 is shorted with a fourth pin, a first pin of the voltage regulation chip U5 is electrically connected with a first end of a capacitor C41, a second end of a capacitor C41 is electrically connected with a second end of a capacitor C42 and grounded, a first end of a capacitor C42 is electrically connected with a first end of a capacitor C41, a first end of a capacitor C41 is electrically connected with a 5V dc power supply, a third pin of the voltage regulation chip U5 is electrically connected with a first end of an inductor L3, a second end of an inductor L3 is electrically connected with a first end of a resistor R33, a second end of a resistor R33 is electrically connected with a fifth pin of the voltage regulation chip, a second pin of a resistor R33 is electrically connected with a first end of a resistor R35, a second end of a resistor R35 is electrically connected with a second end of a capacitor C44, a first end of a capacitor C44 is electrically connected with a resistor 33, the second end of the capacitor C44 is electrically connected to the second end of the capacitor C43 and grounded, the first end of the capacitor C43 is electrically connected to the first end of the capacitor C44, the first end of the capacitor C44 is used as the output end of the power conversion circuit to output 3V dc voltage, the first end of the capacitor C43 is electrically connected to the first end of the resistor R34, the second end of the resistor R34 is electrically connected to the anode end of the red diode D8, and the cathode end of the red diode D8 is grounded.
A debugging method suitable for a special debugging terminal for an automation network of a power system comprises the following steps:
s1, selecting a network debugging mode of the power system network equipment by an operator through the touch screen;
s2, connection is established between the power system network equipment and the debugging terminal;
s3, the debugging terminal receives the port information of the power system network equipment for information verification:
and S4, completing debugging, and recording the debugging result in the storage module.
In step S1, the network debugging mode includes a manual debugging mode and an automatic debugging mode; the automatic debugging mode is suitable for debugging the power system network equipment through the terminal equipment for the first time.
In step S2, when the debugging terminal is connected to the power system network device for the first time, the network request information is sent through the sending module in the embedded CPU, the network request information includes the device address information of the debugging terminal, and the timer in the embedded CPU starts timing, the power system network device port receives the network request information of the debugging terminal, decodes the network request information, and after the decoding is successful, the device address information, the network verification information and the network request information of the power system network device are packaged into the network feedback information to be sent to the debugging terminal, the receiving module in the embedded CPU decodes after receiving the network feedback information, and at the same time, the timer in the embedded CPU stops timing, the debugging terminal decodes the network device information, verifies the integrity of the information, and if the network is abnormal, the alarm prompt is reported on the touch screen, meanwhile, the debugging terminal packs the equipment address information of the power system network equipment, the time period information of the timer and the equipment address information of the debugging terminal into original information to be stored in the storage module, and the original information is numbered, so that the next manual debugging mode can be conveniently used.
In step S3, when the debugging terminal performs information verification on the power system network device for the first time, after the connection is established in the step, the debugging terminal decodes the network device information, compares the decoded information with the network debugging standard, and if the decoded information is inconsistent with the network debugging standard, performs failure report and storage through the touch screen.
When the original information is stored in the storage module and an automatic debugging mode is selected to debug the network equipment of the power system, before the sending module sends the network request information, an anti-collision mechanism of an interception channel is needed to be adopted to determine the idle time period of the current channel, and a transmitter in the sending module sends complete network request signal data in the idle time period of the channel; the transmitter generates a random waiting period according to the original information number and then transmits a next section of network equipment request signal; if the channel is detected to be busy before sending, a random number is generated according to the noise of the transmitter, and the random number is sent after the time of delaying the random number is waited until all the network equipment of the power system is automatically debugged.
The invention has the beneficial effects that: (1) the design of a display module, a touch screen interface circuit and a network communication interface are simplified by using the powerful resources of the embedded CPU; (2) a good human-computer interface is established by using the touch screen, so that an operator can conveniently realize network communication command design and observation of feedback information of the network communication equipment of the power system; (3) the realization of the device function is realized based on an operating system, and the development of corresponding software is conveniently realized through the transplantation of related functions; (4) and an anti-collision mechanism is adopted to transmit and acquire information, so that the information acquisition safety and the system stability are greatly improved.
Drawings
Fig. 1 is a schematic structural diagram of a dedicated debugging terminal for an automation network of an electric power system.
Fig. 2 is a schematic diagram of a backlight driving circuit of a dedicated debugging terminal for an automation network of an electric power system.
Fig. 3 is a schematic diagram of a white light driving circuit of a dedicated debugging terminal for an automation network of an electric power system.
Fig. 4 is a schematic diagram of a power conversion circuit of a dedicated debugging terminal for an automation network of an electric power system.
The notation in the figure is: the system comprises a power supply module 1, a power supply conversion module 2, a storage module 3, a network interface module 4, an embedded CPU5, a touch screen 6 and a power system network device 7.
Detailed Description
For the purpose of better understanding the objects, technical solutions and advantages of the present invention, the following detailed description of the present invention with reference to the accompanying drawings and examples should be understood that the specific embodiment described herein is only a preferred embodiment of the present invention, and is only used for explaining the present invention, and not for limiting the scope of the present invention, and all other embodiments obtained by a person of ordinary skill in the art without making creative efforts shall fall within the scope of the present invention.
Example (b): as shown in fig. 1, a schematic structural diagram of a dedicated debugging terminal for an automation network of an electric power system includes a power module 1, a power conversion module 2, a storage module 3, a network interface module 4, an embedded CPU5, and a touch screen 6; the power supply output end of the power supply module 1 is connected with the power supply input end of the power supply conversion module 2 to supply power to the network interface module 4, the embedded CPU5 and the touch screen 6, the storage module 3 is electrically connected with the embedded CPU5, the network interface module 4 performs data interaction with the accessed power system network equipment 7 through an Ethernet interface to be used as a physical access layer of the embedded CPU5 network communication, and the embedded CPU5 receives the network information of the power system network equipment 7, analyzes the network information and then sends the network information to the touch screen 6 to be displayed; an operator sends a network command to the power system network device 7 by operating the touch screen 6, so that the power system network device 7 feeds back corresponding information to verify the corresponding network communication performance.
The output end of the power module 1 is provided with a filter element for filtering high-frequency interference signals on the power supply.
The filter element is one of an electrolytic capacitor or a ceramic capacitor.
The embedded CPU5 is a microprocessor S3C2416 based on ARM920T kernel, and the embedded CPU5 adopts a microprocessor S3C2416 based on ARM9 processor (dominant frequency 300 MHz) developed by Samsung corporation. The CPU adopts an internal ARM920T core designed by ARM company, and has 120 functional pins in total. The ARM920T core employs a cache architecture of MMU bus, AMBA bus, and Harvard architecture. The S3C2416 structure has an independent 16KB instruction cache and a 16KB data cache, and software development is realized by using an embedded operating system WinCE 6.0. WinCE 6.0 is a windows embedded real-time operating system developed by microsoft corporation that enables processors with multiple concurrent processing capabilities.
The touch screen driving circuit shown in fig. 2 comprises a backlight driving circuit and a white light driving circuit; the backlight driving circuit comprises a driving chip U2, a first pin of the driving chip U2 is electrically connected with a power supply through an inductor L1, a fifth pin of the driving chip U2 is electrically connected with a fourth pin and then is grounded through a capacitor C13, a second pin of the driving chip U2 is grounded, a 1 st pin of the driving chip U2 is electrically connected with an anode terminal of a zener diode D2, a cathode terminal of the zener diode D2 is electrically connected with a first terminal of a resistor R8, a second terminal of the resistor R8 is electrically connected with a third pin of the driving chip U2, a third pin of the driving chip U2 is electrically connected with a first terminal of a resistor R9, a second terminal of the resistor R9 is electrically connected with a first terminal of a resistor R10, a second terminal of the resistor R10 is grounded, a first terminal of the resistor R8 is electrically connected with a first terminal of a capacitor C14, a second terminal of a capacitor C14 is electrically connected, a first terminal of a capacitor C14 is electrically connected with a cathode terminal of an anode diode D5, a cathode terminal of a diode D5 is electrically connected with a cathode terminal 3, an anode end of the diode D3 is electrically connected with a first end of the capacitor C15D, a second end of the capacitor C15 is electrically connected with an anode end of the zener diode D2, a cathode end of the diode D3 is electrically connected with a first end of the resistor R11, a second end of the resistor R11 is electrically connected with a first end of the resistor R12, a second end of the resistor R12 is electrically connected with a first end of the resistor R13, a second end of the resistor R13 is grounded, a first end of the resistor R12 is electrically connected with a first end of the capacitor C16, a second end of the capacitor C16 is electrically connected with a second end of the resistor R13, and a first end of the capacitor C16 is used as a VGH end of the touch screen; the second end of the capacitor C15 is electrically connected to the first end of the capacitor C17, the second end of the capacitor C17 is electrically connected to the cathode of the diode D6, the anode of the diode D6 is electrically connected to the first end of the resistor R15, the second end of the resistor R15 is electrically connected to the first end of the resistor R16, the second end of the resistor R16 is electrically connected to the cathode of the diode D4, the anode of the diode D4 is electrically connected to the cathode of the diode D6, the first end of the resistor R16 is electrically connected to the first end of the capacitor C18, the second end of the capacitor C18 is grounded, and the first end of the capacitor C18 is used as the VGL end of the touch screen.
As shown in fig. 3, the white light driving circuit includes a voltage regulator chip U3, a voltage regulator chip U3-bit XZ5121, a voltage regulator chip U3 with a second pin grounded, a fourth pin of the voltage regulator chip U3 electrically connected to a first end of a resistor R18, a second end of the resistor R18 connected to a 3V dc power supply, a first end of a resistor R18 electrically connected to a thirty-third pin of the embedded CPU, a sixth pin of the voltage regulator chip U3 electrically connected to a first end of a capacitor C20, a second end of the capacitor C20 grounded, a first end of a capacitor C20 connected to a 5V dc power supply, a first end of a capacitor C20 electrically connected to a first end of an inductor L2, a second end of an inductor 737l 2 electrically connected to a first pin of a voltage regulator chip U3, a first pin of the voltage regulator chip U3 electrically connected to an anode end of a voltage regulator diode D5, a cathode end of a diode D5 electrically connected to a first end of a capacitor C68642, a second end of a capacitor C21 electrically connected to a ground, and a capacitor 21 electrically connected to an LED 21, the third pin of the voltage stabilizing chip U3 is electrically connected to the first end of the resistor R19, the second end of the resistor R19 is grounded, the first end of the resistor R19 is electrically connected to the first end of the resistor R20, the second end of the resistor R20 is electrically connected to the second end of the resistor R19, and the first end of the resistor R20 is electrically connected to the negative terminal of the LED.
As shown in fig. 4, the power conversion module includes a power conversion circuit, and the power conversion module 2 is powered by a lithium battery. The output voltage of the lithium battery is controlled by the BGATE and IGATE interfaces of the power conversion chip (LTC 4000) to control the on-off of the Si7135DP, so that the power supply purpose of the system is realized, and the voltage required by each module is regulated. In the corresponding circuit design process, the output end of the power supply is connected with an electrolytic capacitor and a ceramic chip capacitor to filter high-frequency interference signals on the power supply, so as to ensure the stability of power supply of the power supply in the working process of each module of the system, the power supply conversion circuit comprises a voltage stabilizing chip U5, the voltage stabilizing chip U5 is an XZ3410 type voltage stabilizing chip, a first pin of a voltage stabilizing chip U5 is in short circuit with a fourth pin, a first pin of the voltage stabilizing chip U5 is electrically connected with a first end of a capacitor C41, a second end of a capacitor C41 is electrically connected with a second end of a capacitor C42 and grounded, a first end of the capacitor C42 is electrically connected with a first end of the capacitor C41, a first end of a capacitor C41 is electrically connected with a 5V direct current power supply, a third pin of the voltage stabilizing chip U5 is electrically connected with a first end of an inductor L3, a second end of the inductor L3 is electrically connected with a first end of a resistor R33, a second end of the resistor R33 is electrically connected with a fifth pin of the voltage stabilizing chip, and a second pin of the resistor R33 is electrically connected with a second end of the resistor R35, the second end of the resistor R35 is electrically connected with the second end of the capacitor C44, the first end of the capacitor C44 is electrically connected with the first end of the resistor R33, the second end of the capacitor C44 is electrically connected with the second end of the capacitor C43 and is grounded, the first end of the capacitor C43 is electrically connected with the first end of the capacitor C44, the first end of the capacitor C44 serves as an output end of the power supply conversion circuit to output 3V direct-current voltage, the first end of the capacitor C43 is electrically connected with the first end of the resistor R34, the second end of the resistor R34 is electrically connected with an anode end of the red diode D8, and a cathode end of the red diode D8 is grounded.
A debugging method suitable for a special debugging terminal for an automation network of a power system comprises the following steps:
s1, selecting a network debugging mode of the power system network equipment 7 by an operator through the touch screen 6;
s2, the power system network device 7 is connected with the debugging terminal;
s3, the debug terminal receives the port information of the power system network device 7 to perform information verification:
and S4, completing debugging, and recording the debugging result in the storage module 3.
In step S1, the network debugging mode includes a manual debugging mode and an automatic debugging mode; the automatic commissioning mode is suitable for commissioning of the power system network device 7 by the terminal device for the first time.
In step S2, when the debug terminal is connected to the power system network device 7 for the first time, the network request information is sent through the sending module in the embedded CPU5, the network request information includes the device address information of the debug terminal, and the timer in the embedded CPU5 starts timing, the port of the power system network device receives the network request information of the debug terminal, decodes the network request information, and after the decoding succeeds, the device address information, the network verification information, and the network request information of the power system network device 7 are packaged into the network feedback information and sent to the debug terminal, the receiving module in the embedded CPU5 receives the network feedback information and decodes, and the timer in the embedded CPU5 stops timing, the debug terminal decodes the network device information, verifies the integrity of the information, and if the network is abnormal, the touch screen 6 reports an alarm prompt, meanwhile, the debugging terminal packs the equipment address information of the power system network equipment 7, the time period information of the timer and the equipment address information of the debugging terminal into original information to be stored in the storage module 3, and the original information is numbered, so that the next manual debugging mode can be conveniently used.
In step S3, when the debug terminal performs information verification on the power system network device 7 for the first time, after the connection is established in the steps, the debug terminal decodes the network device information, compares the decoded information with the network debug standard, and if the decoded information is inconsistent with the network debug standard, performs failure report and storage through the touch screen 6.
When the original information is stored in the storage module 3 and an automatic debugging mode is selected to debug the power system network equipment 7, before the sending module sends the network request information, an anti-collision mechanism of an interception channel is needed to be adopted to determine the idle time period of the current channel, and a transmitter in the sending module sends complete network request signal data in the idle time period of the channel; the transmitter generates a random waiting period according to the original information number and then transmits a next section of network equipment request signal; if the channel is detected to be busy before sending, a random number is generated according to the noise of the transmitter, and the random number is sent after the time of delaying the random number is waited until all the power system network equipment 7 is automatically debugged.
The above-mentioned embodiments are preferred embodiments of the debugging terminal and the method thereof for the automation network of the power system, and the scope of the invention is not limited thereto, and all equivalent changes made in the shape and structure of the debugging terminal are within the scope of the invention.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010250492.5A CN111580421B (en) | 2020-04-01 | 2020-04-01 | Special debugging terminal for power system automation network and method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010250492.5A CN111580421B (en) | 2020-04-01 | 2020-04-01 | Special debugging terminal for power system automation network and method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111580421A CN111580421A (en) | 2020-08-25 |
| CN111580421B true CN111580421B (en) | 2022-01-14 |
Family
ID=72124263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010250492.5A Active CN111580421B (en) | 2020-04-01 | 2020-04-01 | Special debugging terminal for power system automation network and method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111580421B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2710261Y (en) * | 2004-04-28 | 2005-07-13 | 董永兵 | Multifunction hand terminal apparatus for power network monitoring management system |
| CN102593733A (en) * | 2011-12-31 | 2012-07-18 | 长园深瑞继保自动化有限公司 | Debugging method for transformer substation equipment |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW508490B (en) * | 1999-08-27 | 2002-11-01 | Via Tech Inc | PCI debugging device and method and chipset and system using the same |
| JP2012501146A (en) * | 2008-08-27 | 2012-01-12 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Commissioning network system |
| CN103944267A (en) * | 2014-04-28 | 2014-07-23 | 东北石油大学 | Handheld electric forecast monitoring system |
| CN110247814B (en) * | 2019-02-02 | 2021-06-01 | 国网浙江省电力有限公司湖州供电公司 | Portable handheld device for debugging network equipment of power system |
-
2020
- 2020-04-01 CN CN202010250492.5A patent/CN111580421B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2710261Y (en) * | 2004-04-28 | 2005-07-13 | 董永兵 | Multifunction hand terminal apparatus for power network monitoring management system |
| CN102593733A (en) * | 2011-12-31 | 2012-07-18 | 长园深瑞继保自动化有限公司 | Debugging method for transformer substation equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111580421A (en) | 2020-08-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104459518A (en) | Function automation testing system and testing method based on SoPC chip | |
| CN105446933B (en) | debugging system and debugging method of multi-core processor | |
| CN114546736A (en) | Automatic serial port testing method | |
| CN115515026B (en) | Ammeter data transmission system, method, device, equipment and medium | |
| CN107942260A (en) | A kind of control method and system of battery charging and discharging test | |
| CN111580421B (en) | Special debugging terminal for power system automation network and method thereof | |
| CN104836877A (en) | Method for debugging and detecting mobile phone | |
| CN106227188A (en) | AC servo control system | |
| CN111717059B (en) | DC charging pile controller and control method thereof | |
| CN209513924U (en) | Soft straight change of current valve test device and system | |
| CN212060910U (en) | A network debugging terminal | |
| CN217061428U (en) | Chip burning device | |
| US20250103524A1 (en) | Software-decoupling-based hardware control apparatus and method | |
| CN203133267U (en) | Function test system for electric energy acquisition terminal | |
| CN212256104U (en) | Drive accuse intergral template testing arrangement | |
| CN207184510U (en) | A computer network detection device | |
| CN201535999U (en) | UPS power supply touch-screen color display | |
| CN210627179U (en) | Programmable startup and shutdown test circuit and device | |
| CN205942333U (en) | Teaching equipment controlling means based on singlechip | |
| CN115016684A (en) | Data processing method, platform, device and medium for sharing service of treasured charger leasing | |
| CN109783417B (en) | Serial port communication device and method | |
| CN107271943A (en) | Switching device and method for standard verification secondary wiring of current mutual inductor | |
| CN208924262U (en) | A kind of electric system 4G wireless module test device | |
| CN106443227A (en) | Detector and method for detecting electrical parameters in drive card circuit of nuclear-level equipment | |
| CN215452970U (en) | Ethernet interface testing arrangement |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |