[go: up one dir, main page]

CN112751632A - Device and method for realizing test aiming at 5G NR uplink time slot interference - Google Patents

Device and method for realizing test aiming at 5G NR uplink time slot interference Download PDF

Info

Publication number
CN112751632A
CN112751632A CN202110104968.9A CN202110104968A CN112751632A CN 112751632 A CN112751632 A CN 112751632A CN 202110104968 A CN202110104968 A CN 202110104968A CN 112751632 A CN112751632 A CN 112751632A
Authority
CN
China
Prior art keywords
time slot
data
frequency
uplink time
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110104968.9A
Other languages
Chinese (zh)
Inventor
王志
陈小龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Chuangyuan Information Technology Co ltd
Shanghai TransCom Instruments Co Ltd
Original Assignee
Nanjing Chuangyuan Information Technology Co ltd
Shanghai TransCom Instruments Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Chuangyuan Information Technology Co ltd, Shanghai TransCom Instruments Co Ltd filed Critical Nanjing Chuangyuan Information Technology Co ltd
Priority to CN202110104968.9A priority Critical patent/CN112751632A/en
Publication of CN112751632A publication Critical patent/CN112751632A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B17/00Monitoring; Testing
    • H04B17/30Monitoring; Testing of propagation channels
    • H04B17/309Measuring or estimating channel quality parameters
    • H04B17/345Interference values
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W24/00Supervisory, monitoring or testing arrangements
    • H04W24/08Testing, supervising or monitoring using real traffic

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

本发明涉及一种实现针对5G NR上行时隙干扰进行测试的装置,包括前置放大器、预选滤波器单元、增益控制单元、第一混频单元、第二混频单元、数模转换单元、FPGA控制单元和测量显示单元。本发明还涉及一种实现针对5G NR上行时隙干扰进行测试处理的方法。采用了该实现针对5G NR上行时隙干扰进行测试的装置及其方法,通过多级预选滤波有效抑制镜像和杂散;通过快速控制射频通道增益,实现不同大小及不同动态范围信号的快速捕捉;通过FPGA并行分析,实现对5G NR上行时隙干扰信号在时域、频域的实时分析,此方法有效提高了有效信号和干扰信号分离定位能力,为运营商在5G建设和运营维护过程中,提供有效的测试保障手段。

Figure 202110104968

The present invention relates to a device for testing 5G NR uplink time slot interference. Control unit and measurement display unit. The present invention also relates to a method for implementing test processing for 5G NR uplink time slot interference. By adopting the device and method for testing 5G NR uplink time slot interference, images and spurs are effectively suppressed through multi-stage pre-selection filtering; rapid capture of signals of different sizes and different dynamic ranges is achieved by rapidly controlling the RF channel gain; Through FPGA parallel analysis, real-time analysis of 5G NR uplink time slot interference signals in the time domain and frequency domain is realized. This method effectively improves the separation and positioning capability of effective signals and interference signals, and provides operators with 5G construction, operation and maintenance. Provide effective test guarantee means.

Figure 202110104968

Description

Device and method for realizing test aiming at 5G NR uplink time slot interference
Technical Field
The invention relates to the field of mobile communication, in particular to the field of network optimization, and specifically relates to a device and a method for testing 5G NR uplink time slot interference.
Background
5G is a brand new mobile communication technology, a plurality of versions of the current 3GPP R15 protocol standard have been released, mobile operators can face a plurality of complex problems in the process of accelerating the 5G network construction speed, in the process of initial and later operation of network construction, in the process of merging 5G and 2/3/4G networks, especially the problem of 5G uplink time slot interference, which is a problem that the mobile operators must face and have to solve, and the problem affects the user access and the data throughput, so that a meter capable of searching and positioning the 5G uplink time slot interference is developed, and the meter has a very important meaning for the whole 5G.
The traditional solution is to search and locate the uplink timeslot interference by a spectrometer, and because the traditional spectrometer is limited in scanning speed and analysis bandwidth and cannot synchronize with a base station, the initial position of a radio frame cannot be determined, and the problem of uplink interference measurement cannot be solved well, therefore, it is very urgent to develop a device which can locate the initial position of the radio frame and can analyze the 5G uplink timeslot interference without synchronizing with the base station.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provides a device and a method for testing the 5G NR uplink time slot interference, which have the advantages of high efficiency, high accuracy and wide application range.
In order to achieve the above object, the apparatus and method for implementing a test for 5G NR uplink timeslot interference of the present invention are as follows:
the device for realizing the test aiming at the 5G NR uplink time slot interference is mainly characterized by comprising a preamplifier, a preselection filter unit, a gain control unit, a first frequency mixing unit, a second frequency mixing unit, a digital-to-analog conversion unit, an FPGA control unit and a measurement display unit, wherein the input end of the preselection filter unit is connected with the output end of a receiving antenna through the preamplifier, the output end of the preselection filter unit is connected with the input end of the gain control unit, and the output end of the gain control unit is connected with the input end of the first frequency mixing unit; the output end of the first frequency mixing unit is connected with the input end of the second frequency mixing unit, the output end of the second frequency mixing unit is connected with the input end of the digital-to-analog conversion unit, the output end of the digital-to-analog conversion unit is connected with the input end of the FPGA control unit, and the output end of the FPGA control unit is connected with the input end of the measurement display unit.
Preferably, the preselection filter unit comprises 12 sets of multistage low-pass high-pass filtering sets, and is used for ensuring the out-of-band rejection capability of the filter, and has sufficient rejection degree for images and spurs, and the frequency coverage range is 10MHz to 8000 MHz.
Preferably, the gain control unit includes two alternative switches, a first amplifier and an adjustable attenuator, and the first amplifier and the adjustable attenuator are respectively connected between the two alternative switches and are used for detecting signals of different sizes.
Preferably, the first frequency mixing unit includes a first mixer, a second amplifier and a filter, and the mixer, the second amplifier and the filter are connected in sequence to mix and output the first intermediate frequency.
Preferably, the second frequency mixing unit includes a second mixer, a third amplifier and a band-pass filter, and the second mixer, the third amplifier and the band-pass filter are connected in sequence to mix and output the second intermediate frequency.
Preferably, the digital-to-analog conversion unit includes a wideband demodulator, a fourth amplifier, a low-pass filter, and a digital-to-analog converter, the fourth amplifier, the low-pass filter, and the digital-to-analog converter are connected in sequence, an output end of the wideband demodulator respectively outputs an I signal and a Q signal to the fourth amplifier, the wideband demodulator converts an intermediate frequency signal into a zero-frequency analog IQ link signal, transmits the zero-frequency analog IQ link signal to the digital-to-analog converter, and converts the zero-frequency analog IQ link signal into a digital IQ link signal for analysis.
Preferably, the FPGA control unit is configured to perform IQ data parallel processing and perform 5G NR uplink timeslot interference signal analysis.
Preferably, the preamplifier is used for fixed gain amplification, and the amplification gain is 20 dB.
The method for realizing the test processing aiming at the 5G NR uplink time slot interference based on the device is mainly characterized by comprising the following steps:
(1) configuring a sampling rate, capturing 10 milliseconds of data of a 5G signal wireless frame, and performing time-frequency domain analysis;
(2) performing sliding correlation by adopting the extracted IQ two-path data and point data locally generated by a main synchronous signal, acquiring a maximum correlation value, and determining the initial position of a broadcast synchronous resource block;
(3) correlating the demodulation reference signal data with the demodulation reference signal data of a local broadcast channel, determining a time slot number and a symbol number, and determining a wireless frame starting position;
(4) recombining data according to the initial position of the wireless frame;
(5) accumulating the square sum of the recombined data, performing root mean square detection, and displaying data of a designated symbol, a designated time slot or a designated subframe on a measurement display interface according to the requirements of a user;
(6) and according to the user requirements, extracting the time domain data of the designated symbol, performing FFT (fast Fourier transform) to obtain the frequency domain data of the corresponding symbol, and displaying the frequency spectrum data on a measurement display unit.
Preferably, the step (3) specifically includes the following steps:
(3.1) extracting time domain data of a symbol 1 and a symbol 3 of the current broadcast synchronous resource block according to the initial position of the broadcast synchronous resource block, respectively performing inverse Fourier transform, and converting the time domain data into a frequency domain;
and (3.2) extracting demodulation reference signal data of the frequency domain broadcast channel, correlating the demodulation reference signal data with demodulation reference signal data of a local broadcast channel, determining a time slot number and a symbol number, and determining the starting position of a wireless frame.
By adopting the device and the method for testing the 5G NR uplink time slot interference, the images and the spurs are effectively inhibited through multi-stage pre-selection filtering; the gain of a radio frequency channel is rapidly controlled, so that signals with different sizes and different dynamic ranges are rapidly captured; by FPGA parallel analysis, the real-time analysis of the 5G NR uplink time slot interference signal in time domain and frequency domain is realized, the method effectively improves the separation and positioning capability of effective signal and interference signal, and provides effective test guarantee means for operators in the 5G construction and operation maintenance process.
Drawings
Fig. 1 is a schematic block diagram of an apparatus for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Fig. 2 is a schematic block diagram of the apparatus pre-selection filtering for implementing the test for 5G NR uplink timeslot interference according to the present invention.
Fig. 3 is a schematic block diagram of the device gain control for implementing the test for 5G NR uplink timeslot interference according to the present invention.
Fig. 4 is a schematic block diagram of a first mixing unit of the apparatus for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Fig. 5 is a schematic block diagram of a second mixing unit of the apparatus for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Fig. 6 is a schematic block diagram of an analog-to-digital conversion unit of a device for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Fig. 7 is a schematic block diagram of an FPGA control unit of the apparatus for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Fig. 8 is a measurement result display diagram of an apparatus for implementing a test for 5G NR uplink timeslot interference according to the present invention.
Detailed Description
In order to more clearly describe the technical contents of the present invention, the following further description is given in conjunction with specific embodiments.
The device for realizing the test aiming at the 5G NR uplink time slot interference comprises a preamplifier, a preselection filter unit, a gain control unit, a first frequency mixing unit, a second frequency mixing unit, a digital-to-analog conversion unit, an FPGA control unit and a measurement display unit, wherein the input end of the preselection filter unit is connected with the output end of a receiving antenna through the preamplifier, the output end of the preselection filter unit is connected with the input end of the gain control unit, and the output end of the gain control unit is connected with the input end of the first frequency mixing unit; the output end of the first frequency mixing unit is connected with the input end of the second frequency mixing unit, the output end of the second frequency mixing unit is connected with the input end of the digital-to-analog conversion unit, the output end of the digital-to-analog conversion unit is connected with the input end of the FPGA control unit, and the output end of the FPGA control unit is connected with the input end of the measurement display unit.
As a preferred embodiment of the invention, the preselection filter unit comprises 12 sets of multistage low-pass high-pass filtering sets, is used for ensuring the out-of-band rejection capability of the filter, and has enough rejection degree for images and stray waves, and the frequency coverage range is 10MHz-8000 MHz.
As a preferred embodiment of the present invention, the gain control unit includes two alternative switches, a first amplifier and an adjustable attenuator, and the first amplifier and the adjustable attenuator are respectively connected between the two alternative switches and are used for detecting signals with different sizes.
As a preferred embodiment of the present invention, the first mixing unit includes a first mixer, a second amplifier, and a filter, and the mixer, the second amplifier, and the filter are connected in sequence to mix and output the first intermediate frequency.
In a preferred embodiment of the present invention, the second mixing unit includes a second mixer, a third amplifier, and a band-pass filter, and the second mixer, the third amplifier, and the band-pass filter are connected in sequence to mix and output the second intermediate frequency.
As a preferred embodiment of the present invention, the digital-to-analog conversion unit includes a wideband demodulator, a fourth amplifier, a low-pass filter, and a digital-to-analog converter, the fourth amplifier, the low-pass filter, and the digital-to-analog converter are sequentially connected, an output end of the wideband demodulator respectively outputs an I signal and a Q signal to the fourth amplifier, and the wideband demodulator converts an intermediate frequency signal into an analog IQ link signal of zero frequency, transmits the analog IQ link signal to the digital-to-analog converter, and converts the analog IQ link signal into a digital IQ link signal for analysis.
As a preferred embodiment of the present invention, the FPGA control unit is configured to perform IQ data parallel processing and perform 5G NR uplink timeslot interference signal analysis.
In a preferred embodiment of the present invention, the preamplifier is used for fixed gain amplification, and the amplification gain is 20 dB.
The method for realizing the test processing aiming at the 5G NR uplink time slot interference based on the device comprises the following steps:
(1) configuring a sampling rate, capturing 10 milliseconds of data of a 5G signal wireless frame, and performing time-frequency domain analysis;
(2) performing sliding correlation by adopting the extracted IQ two-path data and point data locally generated by a main synchronous signal, acquiring a maximum correlation value, and determining the initial position of a broadcast synchronous resource block;
(3) correlating the demodulation reference signal data with the demodulation reference signal data of a local broadcast channel, determining a time slot number and a symbol number, and determining a wireless frame starting position;
(3.1) extracting time domain data of a symbol 1 and a symbol 3 of the current broadcast synchronous resource block according to the initial position of the broadcast synchronous resource block, respectively performing inverse Fourier transform, and converting the time domain data into a frequency domain;
(3.2) extracting demodulation reference signal data of a frequency domain broadcast channel, correlating the demodulation reference signal data with demodulation reference signal data of a local broadcast channel, determining a time slot number and a symbol number, and determining a wireless frame starting position;
(4) recombining data according to the initial position of the wireless frame;
(5) accumulating the square sum of the recombined data, performing root mean square detection, and displaying data of a designated symbol, a designated time slot or a designated subframe on a measurement display interface according to the requirements of a user;
(6) and according to the user requirements, extracting the time domain data of the designated symbol, performing FFT (fast Fourier transform) to obtain the frequency domain data of the corresponding symbol, and displaying the frequency spectrum data on a measurement display unit.
In the specific implementation manner of the present invention, the digital IQ signal sampled by an ADC (digital-to-analog converter) is obtained by controlling the channel link configuration frequency and gain such as the preselection filter, the gain, the two-stage mixing, and the like, and the digital IQ signal is subjected to time domain and frequency domain processing in the unit controlled by the FPGA, so that the time domain and frequency domain processing and display can be performed on different symbols, time slots, and subframes, thereby helping to search for the uplink time slot interference of the 5G NR. The invention effectively inhibits images and stray through multi-stage preselection filtering; the gain of a radio frequency channel is rapidly controlled, so that signals with different sizes and different dynamic ranges are rapidly captured; by FPGA parallel analysis, the real-time analysis of the 5G NR uplink time slot interference signal in time domain and frequency domain is realized, the method effectively improves the separation and positioning capability of effective signal and interference signal, and provides effective test guarantee means for operators in the 5G construction and operation maintenance process.
As shown in fig. 1, a 5G NR uplink timeslot interference testing apparatus is characterized in that: the output end of the receiving antenna is connected with the input end of the preselection filter unit through a preamplifier; the output end of the preselection filter unit is connected with the input end of the gain control unit; the output end of the gain control unit is connected with the input end of the first frequency mixing unit and outputs a first intermediate frequency of 2.547 GHz; the output end of the first frequency mixing unit is connected with the input end of the second frequency mixing unit, and a second intermediate frequency of 220MHz is output; the output end of the second frequency mixing unit is connected with the input end of the digital-to-analog conversion unit; the output end of the digital-to-analog conversion unit is connected with the input end of an FPGA (field programmable gate array) control unit; the output end of the FPGA (field programmable gate array) control unit is connected with the input end of the measurement display unit;
the pre-amplifier is a fixed gain amplifier, and the amplification gain of the pre-amplifier is 20dB, so that the aim is to achieve small signal detection capability.
As shown in fig. 2, the preselection filtering unit includes 12 sets of multi-stage low-pass high-pass filter sets, the frequency coverage is from 10MHz to 8000MHz, the multi-stage low-pass high-pass filter sets are used for ensuring the out-of-band rejection capability of the filter in order to ensure sufficient rejection degree for images and spurs. The 12 groups of filters are divided into 2890-3660 MHz, 2060-2910 MHz, 1090-2080 MHz, 10-710 MHz, 690-1100 MHz, 3640-4210 MHz, 5390-6010 MHz, 4690-5410 MHz, 4190-4710 MHz, 5990-6610 MHz, 6590-7210 MHz and 7190-8010 MHz.
As shown in fig. 3, the gain control unit includes two alternative switches, a 20dB amplifier and a 30dB adjustable attenuator, so as to detect signals with different sizes.
As shown in fig. 4, the first mixing unit includes a mixer, an amplifier and a filter, and the final mixed output has a first intermediate frequency of 2.547GHz, and a stage of amplification and filtering is added because the signal output by the mixing unit will cause signal attenuation and spurious generation.
As shown in fig. 5, the second mixing unit includes a mixer, an amplifier and a band pass filter, and the final mixed output second intermediate frequency is 220MHz, the purpose of designing the second intermediate frequency to be 220MHz is to reduce the design difficulty of the band pass filter, because the signal output by the mixing brings signal attenuation, a first-stage amplification is added to ensure signal gain.
As shown in fig. 6, the digital-to-analog conversion unit includes a wideband demodulator, an amplifier, a low-pass filter, and an ADC (digital-to-analog converter), where the wideband demodulator converts a 220MHz intermediate frequency signal into a zero frequency analog IQ link signal, and sends the zero frequency analog IQ link signal to the ADC (digital-to-analog converter), and converts the zero frequency analog IQ link signal into digital IQ for analysis, where the ADC sampling clock frequency is 122.88MHz, which meets the requirement of 5G NR signal analysis.
As shown in fig. 7, the FPGA control unit is used for IQ data parallel processing and 5G NR uplink timeslot interference signal analysis.
Fig. 8 is a diagram showing the reporting of the measurement result and the display of the measurement parameters in the upper computer.
A5G NR uplink time slot interference test method is characterized in that:
(1) configuring a sampling rate of 122.88bps, capturing 10 milliseconds data of a wireless frame of a 5G signal for time-frequency domain analysis, wherein the two paths of data are I respectively0,I1,I2…INAnd Q0,Q1,Q2…QNWherein N is 1228799.
(2) By using extracted IQ two-path data I0,I1,I2…INAnd Q0,Q1,Q2…QNPerforming sliding correlation with 4096 point data locally generated by PSS (Primary synchronization Signal), acquiring maximum correlation value, and determining starting position P of SSB (broadcast synchronization resource Block)0
(3) Starting position P according to SSB (broadcast synchronization resource Block)0In the extracted IQ two-path data I0,I1,I2…INAnd Q0,Q1,Q2…QNExtracting time domain data of a current SSB symbol 1 and a current SSB symbol 3, respectively carrying out inverse Fourier transform, converting the time domain data into a frequency domain, extracting frequency domain DMRS-PBCH (demodulation reference signal of a broadcast channel) data, correlating the data with local DMRS-PBCH (demodulation reference signal of the broadcast channel) data, and determining a time slot number and a symbol number so as to determine a radio frame starting position P1
(4) According to the wireless frame starting position P1The data is recombined from the beginning of the radio frame to obtain data II0,II1,II2…IINAnd QQ0,QQ1,QQ2…QQNWherein N is 1228799.
(5) Handle II0,II1,II2…IINAnd QQ0,QQ1,QQ2…QQNAnd directly carrying out square sum accumulation, carrying out root mean square detection, and displaying data of a designated symbol, a designated time slot or a designated subframe on a measurement display interface according to the requirements of a user.
(6) According to the user's requirements, in II0,II1,II2…IINAnd QQ0,QQ1,QQ2…QQNThe time domain data of the designated symbol is extracted, FFT conversion is carried out to obtain the frequency domain data of the corresponding symbol, and the frequency spectrum data is displayed on a measurement display unit. The FFT transformation formula is: the FFT transformation formula is:
Figure BDA0002917011850000061
wherein k is 0, 1, …, N-1.
By adopting the device and the method for testing the 5G NR uplink time slot interference, the images and the spurs are effectively inhibited through multi-stage pre-selection filtering; the gain of a radio frequency channel is rapidly controlled, so that signals with different sizes and different dynamic ranges are rapidly captured; by FPGA parallel analysis, the real-time analysis of the 5G NR uplink time slot interference signal in time domain and frequency domain is realized, the method effectively improves the separation and positioning capability of effective signal and interference signal, and provides effective test guarantee means for operators in the 5G construction and operation maintenance process.
In this specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims (10)

1.一种实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的装置包括前置放大器、预选滤波器单元、增益控制单元、第一混频单元、第二混频单元、数模转换单元、FPGA控制单元和测量显示单元,所述的预选滤波器单元的输入端与接收天线的输出端通过前置放大器相连,预选滤波器单元的输出端与增益控制单元的输入端相连,增益控制单元的输出端与第一混频单元的输入端相连;第一混频单元的输出端与第二混频单元的输入端相连,第二混频单元的输出端与数模转换单元的输入端相连,数模转换单元的输出端与FPGA控制单元的输入端相连,FPGA控制单元的输出端与测量显示单元的输入端相连。1. a device that realizes testing for 5G NR uplink time slot interference, is characterized in that, described device comprises preamplifier, preselection filter unit, gain control unit, first frequency mixing unit, second frequency mixing unit , digital-to-analog conversion unit, FPGA control unit and measurement display unit, the input end of the described preselection filter unit is connected with the output end of the receiving antenna through the preamplifier, and the output end of the preselection filter unit is connected with the input end of the gain control unit The output end of the gain control unit is connected with the input end of the first frequency mixing unit; the output end of the first frequency mixing unit is connected with the input end of the second frequency mixing unit, and the output end of the second frequency mixing unit is connected with the digital-to-analog conversion unit. The input end of the unit is connected, the output end of the digital-to-analog conversion unit is connected with the input end of the FPGA control unit, and the output end of the FPGA control unit is connected with the input end of the measurement display unit. 2.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的预选滤波器单元包括12组多级低通加高通滤波组,用于保证滤波器带外抑制能力,并对镜像和杂散具有足够的抑制度,频率覆盖范围为10MHz~8000MHz。2. the device that realizes testing for 5G NR uplink time slot interference according to claim 1, is characterized in that, described preselection filter unit comprises 12 groups of multi-stage low-pass plus high-pass filter group, is used to guarantee filter Out-of-band suppression capability, and sufficient suppression of image and spurious, the frequency coverage is 10MHz ~ 8000MHz. 3.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的增益控制单元包括两个二选一开关、第一放大器和可调衰减器组成,所述的第一放大器和可调衰减器分别接在两个二选一开关之间,用于对不同大小的信号进行检测。3. the device that realizes testing for 5G NR uplink time slot interference according to claim 1, is characterized in that, described gain control unit comprises two alternative switches, first amplifier and adjustable attenuator to form, The first amplifier and the adjustable attenuator are respectively connected between two two-to-one switches for detecting signals of different sizes. 4.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的第一混频单元包括第一混频器、第二放大器和滤波器,所述的混频器、第二放大器和滤波器依次相连,混频输出第一中频频率。4. The device for implementing testing for 5G NR uplink time slot interference according to claim 1, wherein the first mixing unit comprises a first mixer, a second amplifier and a filter, and the The mixer, the second amplifier and the filter are connected in sequence, and the mixer outputs the first intermediate frequency. 5.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的第二混频单元包括第二混频器、第三放大器和带通滤波器,所述的第二混频器、第三放大器和带通滤波器依次连接,混频输出第二中频频率。5. The device for implementing testing for 5G NR uplink time slot interference according to claim 1, wherein the second frequency mixing unit comprises a second frequency mixer, a third amplifier and a bandpass filter, The second mixer, the third amplifier and the band-pass filter are connected in sequence, and the second intermediate frequency is output by mixing. 6.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的数模转换单元包括宽带解调器、第四放大器、低通滤波器和数模转换器,所述的第四放大器、低通滤波器和数模转换器依次连接,所述的宽带解调器的输出端分别输出I信号和Q信号至第四放大器,所述的宽带解调器将中频信号转换成零频的模拟IQ链路信号,传输至数模转换器,转换成数字IQ进行分析。6. The device for implementing testing for 5G NR uplink time slot interference according to claim 1, wherein the digital-to-analog conversion unit comprises a wideband demodulator, a fourth amplifier, a low-pass filter and a digital-to-analog converter converter, the fourth amplifier, the low-pass filter and the digital-to-analog converter are connected in sequence, the output end of the broadband demodulator outputs the I signal and the Q signal respectively to the fourth amplifier, and the broadband demodulator outputs the I signal and the Q signal respectively. The IF signal is converted into a zero-frequency analog IQ link signal, transmitted to the digital-to-analog converter, and converted into digital IQ for analysis. 7.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的FPGA控制单元用于IQ数据并行处理,进行5G NR上行时隙干扰信号分析。7 . The device for implementing testing for 5G NR uplink time slot interference according to claim 1 , wherein the FPGA control unit is used for parallel processing of IQ data to perform 5G NR uplink time slot interference signal analysis. 8 . 8.根据权利要求1所述的实现针对5G NR上行时隙干扰进行测试的装置,其特征在于,所述的前置放大器用于固定增益放大,放大增益为20dB。8 . The device for testing 5G NR uplink time slot interference according to claim 1 , wherein the preamplifier is used for fixed gain amplification, and the amplification gain is 20dB. 9 . 9.一种基于权利要求1所述的装置实现针对5G NR上行时隙干扰进行测试处理的方法,其特征在于,所述的方法包括以下步骤:9. A method for implementing test processing for 5G NR uplink time slot interference based on the device according to claim 1, wherein the method comprises the following steps: (1)配置采样率,抓取5G信号无线帧10毫秒的数据,进行时频域分析;(1) Configure the sampling rate, capture the 10 ms data of the 5G signal wireless frame, and perform time-frequency domain analysis; (2)采用提取的IQ两路数据与主同步信号本地生成的点数据进行滑动相关,并获取最大相关值,确定广播同步资源块的起始位置;(2) adopting the extracted IQ two-way data to perform sliding correlation with the point data generated locally by the primary synchronization signal, and obtain the maximum correlation value to determine the starting position of the broadcast synchronization resource block; (3)将解调参考信号数据与本地广播信道的解调参考信号数据进行相关,确定时隙号和符号编号,确定无线帧起始位置;(3) Correlate the demodulation reference signal data with the demodulation reference signal data of the local broadcast channel, determine the time slot number and the symbol number, and determine the starting position of the radio frame; (4)根据无线帧起始位置,重组数据;(4) According to the starting position of the radio frame, reorganize the data; (5)对重组后的数据平方和累加,进行均方根检波,根据用户需求,在测量显示界面上显示指定符号、指定时隙或指定子帧的数据;(5) Accumulate the squared sum of the reorganized data, perform root mean square detection, and display the data of the designated symbol, designated time slot or designated subframe on the measurement display interface according to user requirements; (6)根据用户需求,提取指定符号的时域数据,进行FFT变换获取对应符号的频域数据,并在测量显示单元显示频谱数据。(6) According to user requirements, extract the time domain data of the specified symbol, perform FFT transformation to obtain the frequency domain data of the corresponding symbol, and display the spectrum data in the measurement display unit. 10.根据权利要求9所述的实现针对5G NR上行时隙干扰进行测试处理的方法,其特征在于,所述的步骤(3)具体包括以下步骤:10. The method for implementing test processing for 5G NR uplink time slot interference according to claim 9, wherein the step (3) specifically comprises the following steps: (3.1)根据广播同步资源块的起始位置,提取当前广播同步资源块符号1和符号3的时域数据,并分别做傅里叶逆变换,转换到频域;(3.1) According to the starting position of the broadcast synchronization resource block, extract the time domain data of the current broadcast synchronization resource block symbol 1 and symbol 3, and perform inverse Fourier transform respectively, and convert to the frequency domain; (3.2)提取频域广播信道的解调参考信号数据,与本地广播信道的解调参考信号数据进行相关,确定时隙号和符号编号,确定无线帧起始位置。(3.2) Extract the demodulation reference signal data of the frequency domain broadcast channel, correlate it with the demodulation reference signal data of the local broadcast channel, determine the time slot number and symbol number, and determine the starting position of the radio frame.
CN202110104968.9A 2021-01-26 2021-01-26 Device and method for realizing test aiming at 5G NR uplink time slot interference Pending CN112751632A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110104968.9A CN112751632A (en) 2021-01-26 2021-01-26 Device and method for realizing test aiming at 5G NR uplink time slot interference

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110104968.9A CN112751632A (en) 2021-01-26 2021-01-26 Device and method for realizing test aiming at 5G NR uplink time slot interference

Publications (1)

Publication Number Publication Date
CN112751632A true CN112751632A (en) 2021-05-04

Family

ID=75653157

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110104968.9A Pending CN112751632A (en) 2021-01-26 2021-01-26 Device and method for realizing test aiming at 5G NR uplink time slot interference

Country Status (1)

Country Link
CN (1) CN112751632A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113258942A (en) * 2021-06-04 2021-08-13 上海创远仪器技术股份有限公司 Demodulation device supporting all-system broadband communication signals

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120288043A1 (en) * 2011-05-10 2012-11-15 Issc Technologies Corp. Adaptive wireless communication receiver
CN104135738A (en) * 2014-05-28 2014-11-05 大唐移动通信设备有限公司 Monitoring device for mobile communication
CN107613504A (en) * 2017-10-23 2018-01-19 上海创远仪器技术股份有限公司 The method of testing of communication test instrunent and multi-communication standard signal
CN111614414A (en) * 2020-06-04 2020-09-01 中国人民解放军32181部队 Spectrum monitoring and wireless networking test equipment
CN214281386U (en) * 2021-01-26 2021-09-24 南京创远信息科技有限公司 Device for realizing test aiming at 5G NR uplink time slot interference

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120288043A1 (en) * 2011-05-10 2012-11-15 Issc Technologies Corp. Adaptive wireless communication receiver
CN104135738A (en) * 2014-05-28 2014-11-05 大唐移动通信设备有限公司 Monitoring device for mobile communication
CN107613504A (en) * 2017-10-23 2018-01-19 上海创远仪器技术股份有限公司 The method of testing of communication test instrunent and multi-communication standard signal
CN111614414A (en) * 2020-06-04 2020-09-01 中国人民解放军32181部队 Spectrum monitoring and wireless networking test equipment
CN214281386U (en) * 2021-01-26 2021-09-24 南京创远信息科技有限公司 Device for realizing test aiming at 5G NR uplink time slot interference

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113258942A (en) * 2021-06-04 2021-08-13 上海创远仪器技术股份有限公司 Demodulation device supporting all-system broadband communication signals

Similar Documents

Publication Publication Date Title
CN110031729B (en) Detection method and system of partial discharge signal source and data fusion analysis unit
US9197260B2 (en) Radio frequency receiver system for wideband signal processing
CN103630743B (en) The method of a kind of heterodyne system spectrum analyzer frequency correction
CN107613504B (en) Communication network tester and testing method of multi-communication system signals
CN110351766B (en) Method for carrying out multi-cell blind detection and measurement processing aiming at 5G NR
CN108649999B (en) Detection device and detection method for narrow-band interference of OFDM power line communication system
CN103259604A (en) Multi-functional multi-parameter measurement digital intermediate frequency process multiplexing system
CN110034831B (en) Low-complexity frequency spectrum monitoring device and method
CN104579517B (en) A kind of terminal occupied bandwidth measurement analysis method and device
CN106443122A (en) Broadband large dynamic signal high-precision measurement device and method
CN102088427A (en) Digital predistortion device and method
CN107210985B (en) A receiver and method of signal processing
CN107749764A (en) The method of sampling of multichannel Larger Dynamic signal
CN118068269A (en) Large bandwidth signal search method and device
CN214281386U (en) Device for realizing test aiming at 5G NR uplink time slot interference
CN112751632A (en) Device and method for realizing test aiming at 5G NR uplink time slot interference
CN109660306B (en) NB-IoT terminal comprehensive measurement device with 8 ports and comprehensive measurement control method thereof
CN109451509B (en) NB-IOT base station signal measurement device and measurement processing method thereof
CN202634451U (en) Broadband wireless radio-frequency spectrum monitoring station
JP7174793B2 (en) Signal analysis device and signal analysis method
CN209218099U (en) The comprehensive survey device of NB-IoT terminal with 8 ports
CN115102647B (en) Detection of 5G communication interference signals based on data mining and proofreading technology
CN101132249A (en) Broadband multi-carrier frequency receiver without intermediate-frequency SAW filter
CN112653526A (en) Device and method for testing nonlinear distortion of frequency hopping transmitter
CN104967491A (en) Signal receiving and processing method of multi-channel amplitude-phase test system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination