CN113747656B - PCB and differential wiring structure thereof - Google Patents
PCB and differential wiring structure thereof Download PDFInfo
- Publication number
- CN113747656B CN113747656B CN202110871157.1A CN202110871157A CN113747656B CN 113747656 B CN113747656 B CN 113747656B CN 202110871157 A CN202110871157 A CN 202110871157A CN 113747656 B CN113747656 B CN 113747656B
- Authority
- CN
- China
- Prior art keywords
- hole
- differential
- line group
- differential line
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Structure Of Printed Boards (AREA)
Abstract
本发明公开一种差分走线结构,包括设置于基板表面的第一过孔组及第二过孔组、穿过所述第一过孔组的第一差分线组、穿过所述第二过孔组并与所述第一差分线组平行的第二差分线组,以及设置于所述第一差分线组外侧的第一回流孔、设置于所述第二差分线组外侧的第二回流孔、设置于所述第一差分线组与所述第二差分线组之间的公共回流孔,所述公共回流孔包括互相隔断的、用于供所述第一差分线组信号回流的第一半孔和用于供所述第二差分线组信号回流的第二半孔。本发明所公开的差分走线结构,能够在空间受限的情况下实现差分信号线的信号回流,同时避免对差分信号线产生串扰影响。本发明还公开一种PCB,其有益效果如上所述。
The invention discloses a differential wiring structure, which includes a first via hole group and a second via hole group provided on the surface of a substrate, a first differential line group passing through the first via hole group, and a first differential line group passing through the second via hole group. a via group and a second differential line group parallel to the first differential line group, a first return hole provided outside the first differential line group, and a second return hole provided outside the second differential line group. Return hole, a common return hole provided between the first differential line group and the second differential line group, the common return hole includes mutually isolated channels for returning signals of the first differential line group The first half hole and the second half hole are used for signal return of the second differential line group. The differential wiring structure disclosed in the present invention can realize signal recirculation of differential signal lines under limited space, while avoiding crosstalk effects on the differential signal lines. The invention also discloses a PCB, the beneficial effects of which are as mentioned above.
Description
技术领域Technical field
本发明涉及PCB技术领域,特别涉及一种差分走线结构。本发明还涉及一种差分走线结构。The present invention relates to the field of PCB technology, and in particular to a differential wiring structure. The invention also relates to a differential wiring structure.
背景技术Background technique
随着信号速率的加快,对高速信号的要求越来越高,PCB也随之向高速高密度的方向发展。在单板空间有限的情况下,通常通过增加PCB层数的方式,弥补信号线走线空间不足的问题,同时也需要使用过孔的方式完成信号的换层,如此,过孔处的信号完整性问题就需要格外关注。As the signal rate accelerates, the requirements for high-speed signals are getting higher and higher, and PCBs are also developing towards high-speed and high-density. When the single board space is limited, the problem of insufficient signal line routing space is usually made up by increasing the number of PCB layers. At the same time, it is also necessary to use vias to complete the layer change of signals. In this way, the signal at the vias is complete Sexual issues require special attention.
为优化换层过孔处的信号问题,一般会在高速信号换层过孔的一定距离范围内增加回流孔,回流孔的属性与高速线参考平面的属性相同。对于差分信号走线而言,一般会在一组差分信号线的两侧之外分别设置一个回流孔,以分别与该组差分信号线中成对的两条信号线分别连接。当PCB表面空间有限时,各组差分信号线的排布位置变得非常靠近,相邻两组差分信号线的间距很小,此时容易出现两组差分信号线之间共用同一个回流孔的情况。In order to optimize the signal problem at the layer-changing via hole, a reflow hole is generally added within a certain distance of the high-speed signal layer-changing via hole. The properties of the reflow hole are the same as those of the high-speed line reference plane. For differential signal wiring, a return hole is generally provided outside both sides of a group of differential signal lines to connect to two paired signal lines in the group of differential signal lines. When the PCB surface space is limited, the arrangement positions of each group of differential signal lines become very close, and the distance between two adjacent groups of differential signal lines is very small. At this time, it is easy for the two groups of differential signal lines to share the same return hole. Condition.
目前,随着信号速率越来越高,共用回流孔的情况会在两组差分信号线之间引入一定的串扰,造成差分信号传输质量降低,因而部分PCB在设计时要求避免出现共用回流孔的情况,但在空间有限的情况下,难以做到在相邻两组差分信号线之间同时打两个回流孔的结构。At present, as the signal rate becomes higher and higher, the situation of sharing return holes will introduce a certain amount of crosstalk between the two sets of differential signal lines, resulting in a reduction in the quality of differential signal transmission. Therefore, some PCBs are required to avoid sharing return holes during design. situation, but when space is limited, it is difficult to achieve a structure in which two return holes are drilled between two adjacent groups of differential signal lines at the same time.
在现有技术中,部分PCB在设计时试图通过在共用回流孔的沿差分信号线延伸方向的两端分别增加一个回流孔的方式降低串扰,此举虽然能起到一定的优化作用,且不占用相邻两个过孔之间的横向空间,但仍然需要占用相邻两组差分信号线之间的纵向空间,在布线密集、空间利用率极大的情况下,即使是相邻两组差分信号线之间的纵向空间也可能无法留下足够的空间,难以额外增设两个回流孔,进而导致串扰问题难以解决。In the existing technology, some PCBs try to reduce crosstalk by adding a return hole at both ends of the common return hole along the extension direction of the differential signal line. Although this can have a certain optimization effect, it does not It occupies the horizontal space between two adjacent vias, but still needs to occupy the vertical space between two adjacent sets of differential signal lines. In the case of dense wiring and extremely high space utilization, even two adjacent sets of differential signal lines The vertical space between the signal lines may not leave enough space to add two additional return holes, which makes the crosstalk problem difficult to solve.
因此,如何在空间受限的情况下实现差分信号线的信号回流,同时避免对差分信号线产生串扰影响,是本领域技术人员面临的技术问题。Therefore, how to realize signal recirculation of differential signal lines under limited space while avoiding crosstalk effects on the differential signal lines is a technical problem faced by those skilled in the art.
发明内容Contents of the invention
本发明的目的是提供一种差分走线结构,能够在空间受限的情况下实现差分信号线的信号回流,同时避免对差分信号线产生串扰影响。本发明的另一目的是提供一种PCB。The purpose of the present invention is to provide a differential wiring structure that can realize signal reflow of differential signal lines under limited space while avoiding crosstalk effects on the differential signal lines. Another object of the present invention is to provide a PCB.
为解决上述技术问题,本发明提供一种差分走线结构,包括设置于基板表面的第一过孔组及第二过孔组、穿过所述第一过孔组的第一差分线组、穿过所述第二过孔组并与所述第一差分线组平行的第二差分线组,以及设置于所述第一差分线组外侧的第一回流孔、设置于所述第二差分线组外侧的第二回流孔、设置于所述第一差分线组与所述第二差分线组之间的公共回流孔,所述公共回流孔包括互相隔断的、用于供所述第一差分线组信号回流的第一半孔和用于供所述第二差分线组信号回流的第二半孔。In order to solve the above technical problems, the present invention provides a differential wiring structure, including a first via group and a second via group provided on the surface of a substrate, a first differential line group passing through the first via group, A second differential line group that passes through the second via group and is parallel to the first differential line group, a first return hole provided outside the first differential line group, and a first return hole provided outside the first differential line group, A second return hole on the outside of the line group and a common return hole provided between the first differential line group and the second differential line group. The common return hole includes mutually isolated channels for supplying the first differential line group. A first half hole for the differential line group signal to return and a second half hole for the second differential line group signal to return.
优选地,所述公共回流孔还包括开设于所述第一半孔与所述第二半孔的正对端面之间的隔断孔。Preferably, the common return hole further includes a partition hole opened between the opposite end surfaces of the first half hole and the second half hole.
优选地,所述隔断孔为矩形孔。Preferably, the partition hole is a rectangular hole.
优选地,所述第一半孔与所述第二半孔对称分布于所述隔断孔的两侧。Preferably, the first half hole and the second half hole are symmetrically distributed on both sides of the partition hole.
优选地,所述第一半孔与所述第二半孔均呈弓形。Preferably, both the first half hole and the second half hole are arcuate.
优选地,所述第一半孔与所述第二半孔的横截面积相等。Preferably, the cross-sectional areas of the first half hole and the second half hole are equal.
优选地,所述第一半孔与所述第二半孔的横截面积分别为所述第一回流孔或所述第二回流孔的横截面积的30%~70%。Preferably, the cross-sectional area of the first half hole and the second half hole is 30% to 70% of the cross-sectional area of the first return hole or the second return hole respectively.
本发明还提供一种PCB,包括基板和设置于所述基板上的差分走线结构,其中,所述差分走线结构具体为上述任一项所述的差分走线结构。The present invention also provides a PCB, including a substrate and a differential wiring structure provided on the substrate, wherein the differential wiring structure is specifically the differential wiring structure described in any one of the above.
本发明所提供的差分走线结构,主要包括第一过孔组、第二过孔组、第一差分线组、第二差分线组、第一回流孔、第二回流孔和公共回流孔。其中,第一过孔组和第二过孔组均开设在基板表面,分别用于实现第一差分线组和第二差分线组的换层走线。第一差分线组分布在基板表面,并穿过第一过孔组进行换层走线。第二差分线组分布在基板表面,并穿过第二过孔组进行换层走线。第一差分线组与第二差分线组互相平行且相邻。第一回流孔设置在第一差分线组的外侧,主要用于供第一差分线组进行信号回流。第二回流孔设置在第二差分线族的外侧,主要用于供第二差分线组进行信号回流。公共回流孔设置在第一差分线组与第二差分线组之间,主要用于同时供两者进行信号回流。该公共回流孔为分体式结构,包括第一半孔和第二半孔,且第一半孔和第二半孔互相隔断,界面之间保持绝缘。其中第一半孔靠近第一差分线组,用于供第一差分线组进行信号回流,而第二半孔靠近第二差分线组,用于供第二差分线组进行信号回流。如此,通过第一回流孔与第一半孔共同实现了第一差分线组的信号回流,同时通过第二回流孔与第二半孔共同实现了第二差分线组的信号回流,由于第一半孔与第二半孔互相隔断,相当于两条独立的信号流,因此能够避免产生串扰,且两者各自所占面积均小于现有技术中的常规回流孔,因此能够在空间受限的情况下实现差分信号线的信号回流。The differential wiring structure provided by the present invention mainly includes a first via group, a second via group, a first differential line group, a second differential line group, a first return hole, a second return hole and a common return hole. Wherein, the first via hole group and the second via hole group are both opened on the surface of the substrate, and are respectively used to realize layer switching wiring of the first differential line group and the second differential line group. The first differential line group is distributed on the surface of the substrate and passes through the first via group for layer switching wiring. The second differential line group is distributed on the surface of the substrate and passes through the second via group for layer change wiring. The first differential line group and the second differential line group are parallel and adjacent to each other. The first return hole is provided outside the first differential line group and is mainly used for signal return of the first differential line group. The second return hole is provided outside the second differential line group and is mainly used for signal return of the second differential line group. The common return hole is provided between the first differential line group and the second differential line group, and is mainly used to provide signal return for both at the same time. The common return hole has a split structure and includes a first half hole and a second half hole. The first half hole and the second half hole are isolated from each other, and the interfaces are kept insulated. The first half hole is close to the first differential line group and is used for signal return flow by the first differential line group, while the second half hole is close to the second differential line group and is used for signal return flow by the second differential line group. In this way, the first return hole and the first half hole jointly realize the signal return of the first differential line group, and at the same time, the second return hole and the second half hole jointly realize the signal return of the second differential line group. Since the first The half hole and the second half hole are isolated from each other and are equivalent to two independent signal flows, so crosstalk can be avoided, and the area occupied by both is smaller than the conventional return holes in the prior art, so they can be used in space-limited spaces. In this case, the signal reflow of the differential signal line is realized.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据提供的附图获得其他的附图。In order to explain the embodiments of the present invention or the technical solutions in the prior art more clearly, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below. Obviously, the drawings in the following description are only These are embodiments of the present invention. For those of ordinary skill in the art, other drawings can be obtained based on the provided drawings without exerting creative efforts.
图1为本发明所提供的一种具体实施方式的整体结构示意图。Figure 1 is a schematic diagram of the overall structure of a specific embodiment provided by the present invention.
图2为图1的剖面图。Figure 2 is a cross-sectional view of Figure 1.
图3为本发明所提供的另一种具体实施方式的整体结构示意图。Figure 3 is a schematic diagram of the overall structure of another specific embodiment provided by the present invention.
图4为图3的剖面图。Figure 4 is a cross-sectional view of Figure 3.
图5为本发明与现有技术的差分信号插损参数对比。Figure 5 is a comparison of differential signal insertion loss parameters between the present invention and the prior art.
图6为本发明与现有技术的差分信号回损参数对比。Figure 6 is a comparison of differential signal return loss parameters between the present invention and the prior art.
图7为本发明与现有技术的差分信号远端串扰参数对比。Figure 7 is a comparison of far-end crosstalk parameters of differential signals of the present invention and the prior art.
图8为本发明与现有技术的差分信号近端串扰参数对比。Figure 8 is a comparison of near-end crosstalk parameters of differential signals of the present invention and the prior art.
其中,图1—图4中:Among them, in Figures 1 to 4:
基板—1,第一过孔组—2,第二过孔组—3,第一差分线组—4,第二差分线组—5,第一回流孔—6,第二回流孔—7,公共回流孔—8;Substrate - 1, first via group - 2, second via group - 3, first differential line group - 4, second differential line group - 5, first return hole - 6, second return hole - 7, Common return hole—8;
第一半孔—81,第二半孔—82,隔断孔—83。The first half hole - 81, the second half hole - 82, the partition hole - 83.
具体实施方式Detailed ways
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some of the embodiments of the present invention, rather than all the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts fall within the scope of protection of the present invention.
请参考图1、图2,图1为本发明所提供的一种具体实施方式的整体结构示意图,图2为图1的剖面图。Please refer to Figures 1 and 2. Figure 1 is a schematic diagram of the overall structure of a specific embodiment provided by the present invention, and Figure 2 is a cross-sectional view of Figure 1.
在本发明所提供的一种具体实施方式中,差分走线结构主要包括第一过孔组2、第二过孔组3、第一差分线组4、第二差分线组5、第一回流孔6、第二回流孔7和公共回流孔8。In a specific implementation provided by the present invention, the differential wiring structure mainly includes a first via group 2, a second via group 3, a first differential line group 4, a second differential line group 5, a first reflow Hole 6, second return hole 7 and common return hole 8.
其中,第一过孔组2和第二过孔组3均开设在基板1表面,分别用于实现第一差分线组4和第二差分线组5的换层走线。当然,由于差分信号特性,第一过孔组2和第二过孔组3均包括两个成对的过孔,而第一差分线组4和第二差分线组5均包括两条成对的信号线。Among them, the first via hole group 2 and the second via hole group 3 are both opened on the surface of the substrate 1, and are respectively used to realize the layer switching wiring of the first differential line group 4 and the second differential line group 5. Of course, due to differential signal characteristics, the first via group 2 and the second via group 3 each include two paired vias, and the first differential line group 4 and the second differential line group 5 each include two paired vias. signal line.
第一差分线组4分布在基板1表面,并穿过第一过孔组2进行换层走线。第二差分线5组分布在基板1表面,并穿过第二过孔组3进行换层走线。第一差分线组4与第二差分线组5互相平行且相邻。当然,第一差分线组4与第二差分线组5不仅可以分布在基板1的表面,还可以在基板1的内部进行走线,比如当基板1包括六层板时,第一差分线组4与第二差分线组5可以从基板1的第一层换层走线至第六层、或从第一层换层走线至第三层等,还可以是多层换层走线。The first differential line group 4 is distributed on the surface of the substrate 1 and passes through the first via hole group 2 for layer switching wiring. The second group of 5 differential lines is distributed on the surface of the substrate 1 and passes through the second group of via holes 3 for layer change wiring. The first differential line group 4 and the second differential line group 5 are parallel to and adjacent to each other. Of course, the first differential line group 4 and the second differential line group 5 can not only be distributed on the surface of the substrate 1, but can also be routed inside the substrate 1. For example, when the substrate 1 includes a six-layer board, the first differential line group 4 and the second differential line group 5 can be routed from the first layer to the sixth layer of the substrate 1, or from the first layer to the third layer, etc., or can be multi-layer routed.
第一回流孔6设置在第一差分线组4的外侧,主要用于供第一差分线组4进行信号回流。第二回流孔7设置在第二差分线组5的外侧,主要用于供第二差分线组5进行信号回流。一般的,第一回流孔6和第二回流孔7的面积均与常规的回流孔相当。The first return hole 6 is provided outside the first differential line group 4 and is mainly used for the first differential line group 4 to carry out signal return. The second return hole 7 is provided outside the second differential line group 5 and is mainly used for the second differential line group 5 to carry out signal return. Generally, the areas of the first return hole 6 and the second return hole 7 are comparable to conventional return holes.
公共回流孔8设置在第一差分线组4与第二差分线5组之间,均位于两者的内侧,主要用于同时供两者进行信号回流。该公共回流孔8为分体式结构,具体包括第一半孔81和第二半孔82,且第一半孔81和第二半孔82互相隔断,界面之间保持绝缘。其中第一半孔81靠近第一差分线组4,用于供第一差分线组4进行信号回流,而第二半孔82靠近第二差分线组5,用于供第二差分线组5进行信号回流。The common return hole 8 is provided between the first differential line group 4 and the second differential line group 5, both are located inside the two groups, and is mainly used to provide signal return for both groups at the same time. The common return hole 8 has a split structure and specifically includes a first half hole 81 and a second half hole 82. The first half hole 81 and the second half hole 82 are isolated from each other, and the interfaces are kept insulated. The first half hole 81 is close to the first differential line group 4 and is used for the first differential line group 4 to carry out signal return, while the second half hole 82 is close to the second differential line group 5 and is used for the second differential line group 5 Perform signal reflow.
如此,通过第一回流孔6与第一半孔81共同实现了第一差分线组4的信号回流,同时通过第二回流孔7与第二半孔82共同实现了第二差分线组5的信号回流,由于第一半孔81与第二半孔82互相隔断,相当于两条独立的信号流,因此能够避免产生串扰,且两者各自所占面积均小于现有技术中的常规回流孔,因此能够在空间受限的情况下实现差分信号线的信号回流。In this way, the first return hole 6 and the first half hole 81 jointly realize the signal return of the first differential line group 4, and at the same time, the second return hole 7 and the second half hole 82 jointly realize the signal return of the second differential line group 5. For signal return, since the first half hole 81 and the second half hole 82 are isolated from each other and are equivalent to two independent signal flows, crosstalk can be avoided, and the area occupied by both is smaller than conventional return holes in the prior art. , so the signal reflow of differential signal lines can be realized under limited space.
如图5~图8所示,图5为本发明与现有技术的差分信号插损参数对比,图6为本发明与现有技术的差分信号回损参数对比,图7为本发明与现有技术的差分信号远端串扰参数对比,图8为本发明与现有技术的差分信号近端串扰参数对比(图中实线代表本发明,图中虚线代表现有技术)。As shown in Figures 5 to 8, Figure 5 is a comparison of differential signal insertion loss parameters between the present invention and the prior art. Figure 6 is a comparison of differential signal return loss parameters between the present invention and the prior art. Figure 7 is a comparison between the present invention and the prior art. Comparison of far-end crosstalk parameters of differential signals in the prior art. Figure 8 shows a comparison of near-end crosstalk parameters of differential signals between the present invention and the prior art (the solid line in the figure represents the present invention, and the dotted line in the figure represents the prior art).
仿真实验结果说明:本实施例所提供的差分走线结构相比于现有技术中的差分走线结构,在差分信号完整性各个参数上,如插损、回损、远端串扰、近端串扰等,均得到一定程度改善和优化。The simulation experiment results illustrate that: Compared with the differential wiring structure in the prior art, the differential wiring structure provided by this embodiment has better performance in various parameters of differential signal integrity, such as insertion loss, return loss, far-end crosstalk, near-end Crosstalk, etc., have been improved and optimized to a certain extent.
在关于公共回流孔8的一种优选实施例中,为便于保持第一半孔81与第二半孔82的互相隔离、绝缘状态,本实施例在公共回流孔8中增设了隔断孔83。具体的,该隔断孔83开设在第一半孔81与第二半孔82的正对端面之间,将互相正对的第一半孔81的孔壁与第二半孔82的孔壁互相间隔,并利用填充在隔断孔83内的空气或惰性气体进行绝缘。当然,第一半孔81与第二半孔82的孔壁后期在制造阶段会进行导电镀层处理。In a preferred embodiment of the common return hole 8 , in order to facilitate keeping the first half hole 81 and the second half hole 82 isolated and insulated from each other, a partition hole 83 is added to the common return hole 8 in this embodiment. Specifically, the partition hole 83 is opened between the opposite end surfaces of the first half hole 81 and the second half hole 82, so that the hole walls of the first half hole 81 and the hole walls of the second half hole 82 that are opposite to each other are connected to each other. spaced, and insulated by air or inert gas filled in the partition holes 83 . Of course, the hole walls of the first half hole 81 and the second half hole 82 will be subjected to conductive plating treatment in the later manufacturing stage.
一般的,隔断孔83为矩形孔,并且位于公共回流孔8的中间位置。如此设置,利用隔断孔83能够将公共回流孔8划分为两部分,此处优选地,该隔断孔83沿第一差分线4或第二差分线5的延伸方向分布,从而将第一半孔81与第二半孔82分列在横向两侧,从而使得第一半孔81靠近第一差分线4,第二半孔82靠近第二差分线5,便于连接布线。Generally, the partition hole 83 is a rectangular hole and is located in the middle of the common return hole 8 . With this arrangement, the common return hole 8 can be divided into two parts by using the partition holes 83. Preferably, the partition holes 83 are distributed along the extension direction of the first differential line 4 or the second differential line 5, thereby dividing the first half hole. 81 and the second half hole 82 are arranged on both sides in the lateral direction, so that the first half hole 81 is close to the first differential line 4, and the second half hole 82 is close to the second differential line 5, which facilitates connection and wiring.
进一步的,为便于加工规划,在本实施例中,第一半孔81与第二半孔82在整个公共回流孔8中呈轴对称分布,而隔断孔83即充当对称轴。Furthermore, in order to facilitate processing planning, in this embodiment, the first half hole 81 and the second half hole 82 are axially symmetrically distributed in the entire common return hole 8, and the partition hole 83 serves as the axis of symmetry.
此外,为尽量减小对第一差分线组4与第二差分线组5之间的横向空间占用,整个公共回流孔8所占的面积可与常规回流孔的面积相当,即呈圆孔形状,并且隔断孔83占据中间部分的小部分面积,而第一半孔81和第二半孔82均呈弓形,两者对应的弦长均小于常规回流孔的直径,且两者的面积均小于常规回流孔的一半。In addition, in order to minimize the occupation of lateral space between the first differential line group 4 and the second differential line group 5, the area occupied by the entire common return hole 8 can be equivalent to the area of a conventional return hole, that is, in the shape of a round hole , and the partition hole 83 occupies a small area of the middle part, and the first half hole 81 and the second half hole 82 are both arcuate, the corresponding chord lengths of both are smaller than the diameter of the conventional return hole, and the areas of both are smaller than Half the size of a regular return hole.
一般的,第一半孔81与第二半孔82的横截面积相等,比如均为前述小于常规回流孔一半面积的弓形,此时第一半孔81、第二半孔82与隔断孔83的面积之和正好等于常规回流孔的面积。Generally, the cross-sectional areas of the first half hole 81 and the second half hole 82 are equal, for example, they are both arcuate shapes smaller than half of the area of the conventional return holes. In this case, the first half hole 81 , the second half hole 82 and the partition hole 83 The sum of the areas is exactly equal to the area of the conventional return hole.
如图3、图4所示,图3为本发明所提供的另一种具体实施方式的整体结构示意图,图4为图3的剖面图。As shown in Figures 3 and 4, Figure 3 is a schematic diagram of the overall structure of another specific embodiment provided by the present invention, and Figure 4 is a cross-sectional view of Figure 3.
但在第一差分线组4与第二差分线组5之间的横向空间允许的情况下,第一半孔81与第二半孔82的横截面积也可以适当增大,比如第一半孔81与第二半孔82的横截面积可均为常规回流孔面积的60%等,此时,第一半孔81、第二半孔82与隔断孔83的面积之和等于常规回流孔的面积的1.5倍,相当于将两个完整的常规回流孔进行融合处理。一般的,第一半孔81与第二半孔82的横截面积均为常规回流孔的横截面积的30%~70%。However, if the lateral space between the first differential line group 4 and the second differential line group 5 allows, the cross-sectional area of the first half hole 81 and the second half hole 82 can also be appropriately increased, such as the first half hole 81 and the second half hole 82 . The cross-sectional area of the hole 81 and the second half hole 82 can both be 60% of the area of the conventional return hole. In this case, the sum of the areas of the first half hole 81, the second half hole 82 and the partition hole 83 is equal to the conventional return hole. 1.5 times the area, which is equivalent to fusing two complete conventional return holes. Generally, the cross-sectional area of the first half hole 81 and the second half hole 82 is 30% to 70% of the cross-sectional area of a conventional return hole.
另外,若有必要,第一半孔81与第二半孔82的横截面积也可以不相等,比如第一半孔81的横截面积为常规回流孔的横截面积的60%,而第二半孔82的横截面积为常规回流孔的横截面积的40%等也是可行的。In addition, if necessary, the cross-sectional area of the first half hole 81 and the second half hole 82 may not be equal. For example, the cross-sectional area of the first half hole 81 is 60% of the cross-sectional area of the conventional return hole, while the cross-sectional area of the first half hole 81 is 60% of the cross-sectional area of the conventional return hole. It is also feasible that the cross-sectional area of the two half holes 82 is 40% of the cross-sectional area of the conventional return hole.
本实施例还提供一种PCB,主要包括基板1和设置于基板1上的差分走线结构,其中,该差分走线结构的具体内容与上述相关内容相同,此处不再赘述。This embodiment also provides a PCB, which mainly includes a substrate 1 and a differential wiring structure provided on the substrate 1. The specific content of the differential wiring structure is the same as the above-mentioned relevant content and will not be described again here.
对所公开的实施例的上述说明,使本领域专业技术人员能够实现或使用本发明。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的,本文中所定义的一般原理可以在不脱离本发明的精神或范围的情况下,在其它实施例中实现。因此,本发明将不会被限制于本文所示的这些实施例,而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。The above description of the disclosed embodiments enables those skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be practiced in other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110871157.1A CN113747656B (en) | 2021-07-30 | 2021-07-30 | PCB and differential wiring structure thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110871157.1A CN113747656B (en) | 2021-07-30 | 2021-07-30 | PCB and differential wiring structure thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113747656A CN113747656A (en) | 2021-12-03 |
| CN113747656B true CN113747656B (en) | 2023-11-03 |
Family
ID=78729662
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110871157.1A Active CN113747656B (en) | 2021-07-30 | 2021-07-30 | PCB and differential wiring structure thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113747656B (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102860140A (en) * | 2010-04-29 | 2013-01-02 | 国际商业机器公司 | Circuit board having layers interconnected by conductive vias |
| US20130112470A1 (en) * | 2011-11-04 | 2013-05-09 | International Business Machines Corporation | Circuit boards with vias exhibiting reduced via capacitance |
| US20150114706A1 (en) * | 2013-10-10 | 2015-04-30 | Curtiss-Wright Controls, Inc. | Circuit board via configurations for high frequency signaling |
| US20160378215A1 (en) * | 2015-06-26 | 2016-12-29 | Intel Corporation | Compact via structures and method of making same |
| CN206077826U (en) * | 2016-09-18 | 2017-04-05 | 深圳市一博科技有限公司 | A kind of pcb board structure of optimization power plane channel pressure drop |
| CN107580409A (en) * | 2017-11-10 | 2018-01-12 | 郑州云海信息技术有限公司 | A New Via Structure |
| CN107969065A (en) * | 2017-11-02 | 2018-04-27 | 四川九洲电器集团有限责任公司 | A kind of printed circuit board (PCB) |
| CN110730558A (en) * | 2019-09-09 | 2020-01-24 | 华为机器有限公司 | Printed circuit board and communication device |
| CN111741593A (en) * | 2020-07-17 | 2020-10-02 | 浪潮商用机器有限公司 | A PCB board and its differential trace impedance matching optimized structure |
-
2021
- 2021-07-30 CN CN202110871157.1A patent/CN113747656B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102860140A (en) * | 2010-04-29 | 2013-01-02 | 国际商业机器公司 | Circuit board having layers interconnected by conductive vias |
| US20130112470A1 (en) * | 2011-11-04 | 2013-05-09 | International Business Machines Corporation | Circuit boards with vias exhibiting reduced via capacitance |
| US20150114706A1 (en) * | 2013-10-10 | 2015-04-30 | Curtiss-Wright Controls, Inc. | Circuit board via configurations for high frequency signaling |
| US20160378215A1 (en) * | 2015-06-26 | 2016-12-29 | Intel Corporation | Compact via structures and method of making same |
| CN206077826U (en) * | 2016-09-18 | 2017-04-05 | 深圳市一博科技有限公司 | A kind of pcb board structure of optimization power plane channel pressure drop |
| CN107969065A (en) * | 2017-11-02 | 2018-04-27 | 四川九洲电器集团有限责任公司 | A kind of printed circuit board (PCB) |
| CN107580409A (en) * | 2017-11-10 | 2018-01-12 | 郑州云海信息技术有限公司 | A New Via Structure |
| CN110730558A (en) * | 2019-09-09 | 2020-01-24 | 华为机器有限公司 | Printed circuit board and communication device |
| CN111741593A (en) * | 2020-07-17 | 2020-10-02 | 浪潮商用机器有限公司 | A PCB board and its differential trace impedance matching optimized structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113747656A (en) | 2021-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103828496B (en) | Via structure for transmitting differential signals | |
| CN105281063B (en) | Electrical system and printed circuit board (PCB) | |
| TW200810278A (en) | Telecommunications jack with crosstalk multi-zone crosstalk compensation and method for designing | |
| CN2886982Y (en) | Pcb | |
| CN105226360B (en) | Substrate integrated coaxial waveguide interconnection array structure | |
| CN101304543A (en) | Two-sided insertion backboard | |
| CN101673886B (en) | Improved Matched Impedance Surface Mount Technology Footprint | |
| JP2023551095A (en) | Printed circuit boards, backplane architecture systems, and communication devices | |
| CN101159559B (en) | A backplane and its implementation method | |
| EP4171179A1 (en) | Printed circuit board and electronic device with printed circuit board | |
| US12309922B1 (en) | Adapter board and manufacturing method therefor, and board card connecting structure | |
| US20080025007A1 (en) | Partially plated through-holes and achieving high connectivity in multilayer circuit boards using the same | |
| CN113747656B (en) | PCB and differential wiring structure thereof | |
| CN218514574U (en) | BGA via hole structure for preventing signal crosstalk of PCB | |
| WO2023207181A1 (en) | Signal transfer apparatus and signal transmission system | |
| JP2024533681A (en) | Printed circuit board and signal transmission system | |
| CN110392484B (en) | Circuit board drilling method and device | |
| CN105027518B (en) | Interconnection system for communication equipment | |
| CN206759799U (en) | A PCB Structure for Improving High-Speed Signal Integrity | |
| US6743985B1 (en) | Method and apparatus for increased routing density on printed circuit boards with differential pairs | |
| CN101841734A (en) | Back plate and back plate communication system | |
| CN113709962B (en) | Differential signal transmission multilayer PCB structure | |
| CN115270696A (en) | A perturbation BGA pin arrangement method for suppressing chip differential via crosstalk | |
| WO2022095874A1 (en) | Circuit board | |
| US20220369451A1 (en) | Circuit board and communication device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: Building 9, No.1, guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Wuzhong District, Suzhou City, Jiangsu Province Patentee after: Suzhou Yuannao Intelligent Technology Co.,Ltd. Country or region after: China Address before: Building 9, No.1, guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Wuzhong District, Suzhou City, Jiangsu Province Patentee before: SUZHOU LANGCHAO INTELLIGENT TECHNOLOGY Co.,Ltd. Country or region before: China |