CN202931284U - Phase-locked loop circuit of digital interphone - Google Patents
Phase-locked loop circuit of digital interphone Download PDFInfo
- Publication number
- CN202931284U CN202931284U CN 201220548729 CN201220548729U CN202931284U CN 202931284 U CN202931284 U CN 202931284U CN 201220548729 CN201220548729 CN 201220548729 CN 201220548729 U CN201220548729 U CN 201220548729U CN 202931284 U CN202931284 U CN 202931284U
- Authority
- CN
- China
- Prior art keywords
- capacitor
- circuit
- resistance
- phase
- vco
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 149
- 238000001914 filtration Methods 0.000 claims description 18
- 239000000203 mixture Substances 0.000 claims description 4
- 239000000919 ceramic Substances 0.000 claims description 3
- 238000004891 communication Methods 0.000 abstract description 5
- 238000006243 chemical reaction Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 230000035945 sensitivity Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The utility model belongs to the technical field of electronic communication devices, relates to a digital interphone, and particularly relates to a phase-locked loop circuit of the digital interphone. According to the utility model, the phase-locked loop circuit of the digital interphone comprises a frequency discriminator circuit, a first VCO circuit, a second VCO circuit, a first loop filter circuit and a second loop filter circuit; the output end of the frequency discriminator circuit is connected with the input end of the first VCO circuit, the input end of the second VCO circuit, the input end of the first loop filter circuit and the input end of the second loop filter circuit; the output end of the first VCO circuit is connected with the output end of the first loop filter circuit; the output end of the second VCO circuit is connected with the output end of the second loop filter circuit; and the phase-locked loop circuit of the digital interphone is applied to the improvement of the phase-locked loop circuit of the digital interphone.
Description
Technical field
The utility model belongs to the electronics technical field, relates to digital handset, particularly a kind of phase-locked loop circuit of digital handset.
Background technology
Digital handset is the digital handset that adopts digital technology to design.Digital handset is with digitization of speech signals, propagate with the digital coding form, that is to say, the whole modulation on the intercom transmission frequency are numeral.Digital handset has many advantages:
1. be at first to utilize better frequency spectrum resource: similar to the cellular digital technology, digital handset can (as 25KHZ) load more users on the channel of an appointment, improve the availability of frequency spectrum, this is a kind of solution that solves frequency congestion, has long-range meaning;
2. be secondly to improve speech quality: because digital communication technology has error correction feature in system, compare with analog-interphone, can in a wider general signal environment, realize better speech audio quality, its audio noise that receives can be less, and sound is more clear;
3. be exactly that raising and improvement voice-and-data are integrated in addition, change control signal and increase the weakness that reduces with communication distance, compare with similar integrated simulation voice and data system, digital handset can provide better data to process and interface function, thereby it is integrated more perfect, convenient to the voice-and-data service that more market demand can be integrated in same bidirectional wireless communication architecture of base station.
Above-mentioned three large characteristics make digital handset become the inexorable trend of following intercom technical development.
The basic principle of digital handset is first analog voice to be converted to digital signal, then is modulated to radio frequency and gets on.Since emission is digital signal, certain this equipment also can directly transmit data.Existing digital handset generally comprises voice transmitting-receiving circuit, radio-frequency (RF) transmit-receive circuit, control circuit, power circuit, digital speech processing module, described digital speech processing module is connected with control circuit, voice transmitting-receiving circuit, power circuit respectively, and is connected with radio-frequency (RF) transmit-receive circuit by analog to digital conversion circuit.Its principle is: utilize the digital speech processing module to carry out digital processing to the baseband analog voice signal, produce digital baseband and transmit, then offer radio-frequency (RF) transmit-receive circuit through digital-to-analogue conversion generation output modulated-analog signal; And demodulated baseband signal is carried out analog-to-digital conversion, and produce digital baseband and receive signal, its processing is obtained audio digital signals, then become the Analog Baseband voice signal through digital-to-analogue conversion, offer loud speaker.
Wherein, radio-frequency (RF) transmit-receive circuit is as core circuit, and the quality of its circuit design affects the performance of whole digital handset.As shown in Figure 1, radio-frequency (RF) transmit-receive circuit comprises the transmitted signal treatment circuit, sends with reference to crystal oscillating circuit, phase-locked loop circuit, preamplifying circuit, power amplifier, RAMP control circuit, transmit-receive switch commutation circuit, transceiver channel filtering and antenna-matching circuit, double conversion circuit, high intermediate frequency filter circuit and electrically regulated filtering and LNA circuit etc.Wherein, the phase-locked loop circuit that produces radio-frequency carrier signal by frequency discriminator together with voltage controlled oscillator (VCO) is the most important thing.And existing phase-locked loop circuit generally adopts the single-point frequency modulator of the phase locking, and it only has an electric pressure regulation control end, so the voltage-controlled sensitivity of VCO is frequency modulation sensitivity.And the frequency modulation in the digital handset FM circuit is less, this just means that frequency modulation sensitivity is very low, will cause like this sensitivity of error voltage, has also just caused the tuning range of voltage controlled oscillator less, the Timing Belt of phase-locked loop is narrow, easily losing lock.
The utility model content
Technical problem to be solved in the utility model is to provide a kind of phase-locked loop circuit of improved digital handset, to solve the problem of prior art.
in order to solve the problems of the technologies described above, the phase-locked loop circuit of a kind of digital handset of the utility model, comprise kam-frequency circuit, the one VCO(voltage controlled oscillator) circuit, the 2nd VCO circuit, the first loop filter circuit and the second loop filtering circuit, the input of the output of kam-frequency circuit and a VCO circuit, the input of the 2nd VCO circuit, the input of the first loop filter circuit be connected the input of loop filtering circuit and connect, the output of the one VCO circuit be connected loop filter circuit output and connect, the output of the 2nd VCO circuit be connected the output of loop filtering circuit and connect.Wherein, the first loop filter circuit and the second loop filtering circuit are two and independently apply to receive and send.
Further, described kam-frequency circuit phase-locked loop circuit adopts SKY72300 chip and follow circuit thereof to realize.
further, described the first loop filter circuit comprises the second filter A2, inductance L 52, inductance L 53, triode V1, polar capacitor E34, capacitor C 2, capacitor C 3, capacitor C 4, capacitor C 5, capacitor C 6, capacitor C 7, capacitor C 8, capacitor C 9, capacitor C 10, capacitor C 13, capacitor C 153, capacitor C 157, resistance R 184, resistance R 100, resistance R 101, resistance R 102, one end of capacitor C 153, one end of capacitor C 157 and an end of resistance R 184 are connected to the first pin of SKY72300 chip, the other end ground connection of the other end of capacitor C 153 and capacitor C 157, the other end of resistance R 184 connects the positive pole of the second filter A2 and polar capacitor E34, the minus earth of polar capacitor E34, one end of capacitor C 3, one end of capacitor C 9 and an end of inductance L 53 are connected to the second pin of SKY72300 chip by capacitor C 10, the other end ground connection of capacitor C 3, the other end that the other end of capacitor C 9 is connected with inductance L connects an end of capacitor C 2 and an end of capacitor C 8 after connecting again, the other end ground connection of capacitor C 2, the C utmost point of the other end connecting triode V1 of capacitor C 8, one end of capacitor C 6, one end of resistance R 102 and an end of resistance R 101, the other end ground connection of capacitor C 6, the other end of resistance R 101 connects an end of capacitor C 7 and an end of resistance R 100, the other end ground connection of capacitor C 7, the other end of resistance R 100 is connected to a VCO circuit, the B utmost point of the other end connecting triode V1 of resistance R 102 and an end of capacitor C 5, the E utmost point ground connection of triode V1, the other end of capacitor C 5 connects an end of capacitor C 13 and an end of capacitor C 4 by inductance L 52, the other end ground connection of capacitor C 13, the other end of capacitor C 4 is connected to a VCO circuit.
Further, the components and parts composition of described the second loop filtering circuit and annexation thereof are identical with described the first loop filter circuit.
Further, described the second filter A2 employing model is the ceramic filter of 455G.
The utility model passes through such scheme, adopt Double-phase-locked loop circuit and receive and dispatch two independently loop filters, owing to adopting 2 modulation, improved the sensitivity of error voltage, increased the tuning range of voltage controlled oscillator, thereby the Timing Belt that has solved the prior art phase-locked loop is narrow, the problem of easy losing lock.
Description of drawings
Fig. 1 is the circuit block diagram of radio-frequency (RF) transmit-receive circuit of the prior art.
Fig. 2 is the schematic diagram of radio-frequency (RF) transmit-receive circuit of the prior art.
Fig. 3 is the circuit block diagram of phase-locked loop circuit of the present utility model.
Fig. 4 is the circuit theory diagrams of phase-locked loop circuit of the present utility model.
Fig. 5 is the VCO circuit theory diagrams in phase-locked loop circuit of the present utility model.
Embodiment
Now with embodiment, the utility model is further illustrated by reference to the accompanying drawings.
As depicted in figs. 1 and 2, radio-frequency (RF) transmit-receive circuit generally comprises the transmitted signal treatment circuit, sends with reference to crystal oscillating circuit, phase-locked loop circuit, preamplifying circuit, power amplifier, RAMP control circuit, transmit-receive switch commutation circuit, transceiver channel filtering and antenna-matching circuit, double conversion circuit, high intermediate frequency filter circuit, receives mixting circuit and electrically regulated filtering and LNA circuit etc.The utility model improves mainly for the structure of phase-locked loop circuit.
Concrete, as shown in Figure 3, this phase-locked loop circuit comprises kam-frequency circuit, a VCO(voltage controlled oscillator) circuit, the 2nd VCO circuit, the first loop filter circuit and the second loop filtering circuit, the input of the input of the output of kam-frequency circuit and a VCO circuit, the input of the 2nd VCO circuit, the first loop filter circuit be connected the input of loop filtering circuit and be connected, the output of the one VCO circuit be connected loop filter circuit output and connect, the output of the 2nd VCO circuit be connected the output of loop filtering circuit and connect.Wherein, the first loop filter circuit and the second loop filtering circuit are two and independently apply to receive and send.。
As specific embodiment of the utility model, as shown in Figure 4, the kam-frequency circuit phase-locked loop circuit adopts SKY72300 chip and follow circuit thereof to realize.
the first loop filter circuit comprises the second filter A2, inductance L 52, inductance L 53, triode V1, polar capacitor E34, capacitor C 2, capacitor C 3, capacitor C 4, capacitor C 5, capacitor C 6, capacitor C 7, capacitor C 8, capacitor C 9, capacitor C 10, capacitor C 13, capacitor C 153, capacitor C 157, resistance R 184, resistance R 100, resistance R 101, resistance R 102, one end of capacitor C 153, one end of capacitor C 157 and an end of resistance R 184 are connected to the first pin of SKY72300 chip, the other end ground connection of the other end of capacitor C 153 and capacitor C 157, the other end of resistance R 184 connects the end of the second filter A2 and the positive pole of polar capacitor E34, the other end of the second filter A2 is connected to a VCO circuit, the minus earth of polar capacitor E34, one end of capacitor C 3, one end of capacitor C 9 and an end of inductance L 53 are connected to the second pin of SKY72300 chip by capacitor C 10, the other end ground connection of capacitor C 3, the other end that the other end of capacitor C 9 is connected with inductance L connects an end of capacitor C 2 and an end of capacitor C 8 after connecting again, the other end ground connection of capacitor C 2, the C utmost point of the other end connecting triode V1 of capacitor C 8, one end of capacitor C 6, one end of resistance R 102 and an end of resistance R 101, the other end ground connection of capacitor C 6, the other end of resistance R 101 connects an end of capacitor C 7 and an end of resistance R 100, the other end ground connection of capacitor C 7, the other end of resistance R 100 is connected to a VCO circuit, the B utmost point of the other end connecting triode V1 of resistance R 102 and an end of capacitor C 5, the E utmost point ground connection of triode V1, the other end of capacitor C 5 connects an end of capacitor C 13 and an end of capacitor C 4 by inductance L 52, the other end ground connection of capacitor C 13, the other end of capacitor C 4 is connected to a VCO circuit.
The components and parts composition of the second loop filtering circuit and annexation thereof are identical with described the first loop filter circuit.concrete, it comprises the second filter A3, inductance L 9, inductance L 11, triode V2, capacitor C 148, capacitor C 154, capacitor C 40, capacitor C 41, capacitor C 71, capacitor C 64, capacitor C 66, capacitor C 67, capacitor C 77, capacitor C 38, capacitor C 28, capacitor C 68, resistance R 180, resistance R 28, resistance R 30, resistance R 31, one end of capacitor C 154, one end of capacitor C 148 and an end of resistance R 180 are connected to the 18th pin of SKY72300 chip, the other end ground connection of the other end of capacitor C 154 and capacitor C 148, the other end of resistance R 180 is connected to the 2nd VCO circuit by the 3rd filter A3, one end of capacitor C 66, one end of capacitor C 71 and an end of inductance L 9 are connected to the 17th pin of SKY72300 chip by capacitor C 41, the other end ground connection of capacitor C 66, the other end that the other end of capacitor C 71 is connected with inductance L connects an end of capacitor C 77 and an end of capacitor C 67 after connecting again, the other end ground connection of capacitor C 67, the C utmost point of the other end connecting triode V2 of capacitor C 77, one end of capacitor C 40, one end of resistance R 31 and an end of resistance 28, the other end ground connection of capacitor C 40, the other end of resistance R 28 connects an end of capacitor C 38 and an end of resistance R 30, the other end ground connection of capacitor C 38, the other end of resistance R 30 is connected to the 2nd VCO circuit, the B utmost point of the other end connecting triode V2 of resistance R 31 and an end of capacitor C 64, the E utmost point ground connection of triode V2, the other end of capacitor C 64 connects an end of capacitor C 68 and an end of capacitor C 28 by inductance L 11, the other end ground connection of capacitor C 28, the other end of capacitor C 68 is connected to the 2nd VCO circuit.
It is the ceramic filter of 455G that above-mentioned the second filter A2 and the 3rd filter A2 all adopt model.
Components and parts composition and the annexation thereof of the one VCO circuit or the 2nd VCO circuit are identical, and Fig. 4 is the circuit theory diagrams of a VCO circuit or the 2nd VCO circuit.
In foregoing circuit, identical reference clock is used in transmitting-receiving, when sending, owing to adopting 2 modulation, reference clock can be subject to the control of the Mod2 of whole digital handset chip, when switching to accepting state, Mod2 exports constant voltage values, and phase discriminator works alone, and VCO also works alone.
Phase-locked loop circuit of the present utility model is used in radio-frequency (RF) transmit-receive circuit, this whole radio-frequency (RF) transmit-receive circuit is based on the radio-frequency channel of TDMA, realized allowing the communication of full duplex, make terminal be operated in simultaneously on two channels, the characteristics such as realize that voice full duplex, simultaneous data and speech transmission, single-frequency relaying, dual rate data and double-channel are waited for, thus the function that digitlization brings is promoted.The utlity model has good practicality.
Although specifically show and introduced the utility model in conjunction with preferred embodiment; but the those skilled in the art should be understood that; within not breaking away from the spirit and scope of the present utility model that appended claims limits; can make a variety of changes the utility model in the form and details, be protection range of the present utility model.
Claims (5)
1. the phase-locked loop circuit of a digital handset, it is characterized in that: comprise kam-frequency circuit, a VCO circuit, the 2nd VCO circuit, the first loop filter circuit and the second loop filtering circuit, the input of the input of the output of kam-frequency circuit and a VCO circuit, the input of the 2nd VCO circuit, the first loop filter circuit be connected the input of loop filtering circuit and be connected, the output of the one VCO circuit be connected loop filter circuit output and connect, the output of the 2nd VCO circuit be connected the output of loop filtering circuit and connect.
2. the phase-locked loop circuit of a kind of digital handset according to claim 1, is characterized in that: described kam-frequency circuit phase-locked loop circuit employing SKY72300 chip and follow circuit realization thereof.
3. the phase-locked loop circuit of a kind of digital handset according to claim 2, it is characterized in that: described the first loop filter circuit comprises the second filter A2, inductance L 52, inductance L 53, triode V1, polar capacitor E34, capacitor C 2, capacitor C 3, capacitor C 4, capacitor C 5, capacitor C 6, capacitor C 7, capacitor C 8, capacitor C 9, capacitor C 10, capacitor C 13, capacitor C 153, capacitor C 157, resistance R 184, resistance R 100, resistance R 101, resistance R 102, one end of capacitor C 153, one end of capacitor C 157 and an end of resistance R 184 are connected to the first pin of SKY72300 chip, the other end ground connection of the other end of capacitor C 153 and capacitor C 157, the other end of resistance R 184 connects the positive pole of the second filter A2 and polar capacitor E34, the minus earth of polar capacitor E34, one end of capacitor C 3, one end of capacitor C 9 and an end of inductance L 53 are connected to the second pin of SKY72300 chip by capacitor C 10, the other end ground connection of capacitor C 3, the other end that the other end of capacitor C 9 is connected with inductance L connects an end of capacitor C 2 and an end of capacitor C 8 after connecting again, the other end ground connection of capacitor C 2, the C utmost point of the other end connecting triode V1 of capacitor C 8, one end of capacitor C 6, one end of resistance R 102 and an end of resistance R 101, the other end ground connection of capacitor C 6, the other end of resistance R 101 connects an end of capacitor C 7 and an end of resistance R 100, the other end ground connection of capacitor C 7, the other end of resistance R 100 is connected to a VCO circuit, the B utmost point of the other end connecting triode V1 of resistance R 102 and an end of capacitor C 5, the E utmost point ground connection of triode V1, the other end of capacitor C 5 connects an end of capacitor C 13 and an end of capacitor C 4 by inductance L 52, the other end ground connection of capacitor C 13, the other end of capacitor C 4 is connected to a VCO circuit.
4. the phase-locked loop circuit of a kind of digital handset according to claim 3, it is characterized in that: the components and parts composition of described the second loop filtering circuit and annexation thereof are identical with described the first loop filter circuit.
5. the phase-locked loop circuit of a kind of digital handset according to claim 3 is characterized in that: it is the ceramic filter of 455G that described the second filter A2 adopts model.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220548729 CN202931284U (en) | 2012-10-25 | 2012-10-25 | Phase-locked loop circuit of digital interphone |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220548729 CN202931284U (en) | 2012-10-25 | 2012-10-25 | Phase-locked loop circuit of digital interphone |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202931284U true CN202931284U (en) | 2013-05-08 |
Family
ID=48221193
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220548729 Expired - Fee Related CN202931284U (en) | 2012-10-25 | 2012-10-25 | Phase-locked loop circuit of digital interphone |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202931284U (en) |
-
2012
- 2012-10-25 CN CN 201220548729 patent/CN202931284U/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111431584B (en) | Satellite mobile communication terminal based on radio frequency transceiver chip module | |
| CN102664653B (en) | Mobile terminal and radio frequency front terminal thereof with radio frequency digital-to-analog conversion type linear transmitter | |
| CN100562143C (en) | An integrated intercom module and an intercom system based on the module | |
| CN202818280U (en) | Mobile terminal and radio frequency front end thereof with radio frequency digital-to-analogue conversion type linear transmitter | |
| CN101917206B (en) | Integrated talkback chip and integrated talkback system with dual tone multiple frequency coding and decoding function | |
| CN204290955U (en) | A kind of digital handset | |
| CN105119628A (en) | Frequency-selecting device of ARC digital intercom system | |
| CN202931284U (en) | Phase-locked loop circuit of digital interphone | |
| CN203289595U (en) | Digital DMR (digital mobile radio) interphone using digital frequency synthesizers as local oscillators | |
| CN101938292B (en) | Multimode multi-standard mobile phone radio frequency transceiver | |
| CN102801668B (en) | A kind of radio frequency transmitter | |
| CN202261245U (en) | Integrated audio transmitter and portable device, integrated audio receiver and portable device, audio communication system | |
| CN202931264U (en) | Electric tuning filter and LNA circuit of digital interphone | |
| CN203261323U (en) | Digital DPMR interphone based on digital frequency synthesizer single point modulation | |
| CN102723964A (en) | Radio frequency front-end transceiver of silent surface filter of multi-standard mobile terminal | |
| CN208904993U (en) | A kind of double-channel wireless broadband transmission equipment | |
| CN202931312U (en) | Mixing receiving circuit of digital interphone | |
| EP3433935A1 (en) | Mobile device with multiple communication capabilities | |
| CN202818281U (en) | Radio-frequency front-end transceiver for a silent surface filter of a multi-standard mobile terminal | |
| CN202978927U (en) | Integrated receiving device | |
| CN202931311U (en) | Dual conversion structure of digital interphone | |
| CN107911808B (en) | Communication system and communication method for realizing analog talkback based on mobile phone terminal | |
| CN203104435U (en) | Handheld data terminal for wireless ad hoc network | |
| CN203596817U (en) | Frequency hopping transmitter | |
| CN203166983U (en) | Crystal oscillator frequency modulation system of DMR communication |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130508 Termination date: 20141025 |
|
| EXPY | Termination of patent right or utility model |