GB2091960A - High speed frequency synthesizer - Google Patents

Abstract

A phase locked looped type frequency synthesizer suitable for frequency hop applications and utilizing a reference signal 2 fr comprises a voltage controlled oscillator (20) and a phase detector (12) which receives a reference pulse signal and compares that to the output signal fo of the voltage control oscillator after suitable division by a programmable divider (22), said detector applies a frequency control voltage to said oscillator wherein the division ratio of the programmable divider is an integer or non-integer thereby allowing an increasing of the reference frequency and a decreasing of the settling time of the system without a need to increase the channel spacing. Circuitry 26-30 causes the division ratio of divider 22 to be N/X, when N is even and to alternate between (N + 1/X) and (N-1/X) when N is odd, where X is an integer less than N. Sidebands at the reference frequency and multiples thereof appearing at the phase detector 12 output when N is odd are eliminated by use of circuits 32, 34. <IMAGE>

Description

SPECIFICATION High speed frequency synthesizer The invention relates to improvements in high speed frequency synthesizers and more particularly to frequency synthesizers of the phase lock loop type.

In a conventional Type II phase lock loop frequency synthesizer, as shown in Fig. 1, the output frequency (fo) is equal to N times the reference frequency (fr). If we assume the loop is locked and stabilized when a frequency step (Af) is introduced into the voltage controlled oscillator (VCO) the VCO will return to the correct frequency without cycle slipping. This is provided it is not exceedingiy great. This frequency error - time relationship depends on the loop band-width and the damping factor.

In normal structures, if the feedback loop is open, and the VCO frequency is within the bounds, of fo + Af, the VCO will be pulled to fo without cycle slipping, as long as the proper initial conditions exist.

Often, it is desired to change the output frequency providing for frequency hopping. In this system, the division number N is changed, causing the VCO to hop frequency. In some systems the time between the time N is changed and the time (settling time) the frequency settles to within some specified error (fe) is important.

Often it is desired and preferable that the settling time be as short as possible.

In an optimized loop the settling time is approximately inversely proportional to the reference frequency, (fr.). The greater the reference frequency the less settling time necessary. Incrementing or decrementing N changes the output frequency fo by fr. Thus the settling time would be inversely proportional to the channel spacing. The present systems are however, handicapped to a certain extent since it is the usual nature of the frequency divider that N must be an integer.

The present invention contemplates providing for a change of a conventional phase lock loop frequency synthesizer, as shown in Fig. 1, so that the average value of the division number N can be a non-integer as compared to the integer value presently being used. As such, the reference frequency can be increased, and since the settling time is approximately inversely proportional to the reference frequency this decreases the settling time of the system without the need to increase the channel spacing.

According to the invention there is provided a phase locked type frequency synthesizer comprising; a reference pulse signal source; a voltage controlled oscillator (VCO) having an input and an output; a phase detector having inputs coupled to said reference pulse signal source and said VCO input; said phase detector having an output coupled to said VCO input; a programmable divider having an input coupled to said VCO and an output connected to said phase detector for generating a division number N by which said VCO output is divided; and means for allowing the programming of said programmable divider so that the division number N is a non-integer.

This change in circuitry is principally provided by the use of a programmable divider which allows for the use of a division number N which is a non-integer by dividing N/X, where X is an integer less than N, when the division number is even, and alternately bewteen (N + 1 /x) and (N - 1 /x) if the division number is odd. Complimentary circuitry is provided to accomplish this so that by the programming of the divider the desired output frequency may be accomplished without a change in channel spacing.

When the N program is odd, substantial side bands at plus or minus the reference frequency and multiples thereof, around the VCO frequency may exist. To eliminate these interferring side bands an attenuator is provided to cancel the sample and hold output variations which result in the side band. An alternate means of removing the side bands is to provide for an inverted output of an AND gate to be applied to a latch that is strobed by pulses. This results in a latch output that has a square wave in phase with the saw-tooth wave of the reference frequency. By adding these two wave forms in a proper ratio, results in a wave form, which when sampled, the sample and hold output is DC thereby eliminating any interferring side bands.If the amplitude of the square wave of the latch output is inversely proportional to N then perfect compensation for all values of N is achieved. This may be accomplished with a digital-to-analog convertor (D/A) inserted following the latch. If it is sufficient to have compensation just at the average value of N, then the D/A convertor can be dispensed with.

The invention also provides for the use of a dual modulus counter on the output of the VCO coupled with a modulus control counter and base counter to implement the aforementioned system. The modulus control counter is set to a programmed number which is decremented each time the dual modulus counter outputs a pulse. The dual modulus counter divides until the base counter reaches zero, which then outputs a pulse to the phase detector. This also resets the modulus control counter and base counter to the programmed number which can be either odd or even, starting another counting cycle. At certain values of N a modified program for alternate cycles is also provided for.

These and other features of the invention are realised by the arrangements as described herein and as illusrated in the accompanying drawings, in which: Figure 1 is a block diagram of a prior art conventional Type II Phase Lock loop frequency synthesizer, Figure 2 is a block diagram of the enhanced speed Type II Lock loop frequency synthesizer incorporating the teachings of the invention, Figures SA-3C depict frequency wave forms at various points of the system shown in Fig. 2, Figure 4 is a block diagram of a system similar that shown in Fig. 2, with the phase detector output being compensated against interferring side bands, Figure 5 is a block diagram of the enhanced speed Type II Phase Lock loop frequency synthesizer having a compensated sawtooth arrangement.

Figures 6A-6F depict frequency wave forms at various points of the system shown in Fig. 5, Figure 7 is a block diagram of the enhanced speed Type II Phase Lock loop frequency synthesizer utilizing a dual modulus counter arrangement as a programmable divider, and Figure 8 is a block diagram of an arrangement similar to that shown in Fig. 7, however, providing for select values of N.

With regard now to Fig. 1, there is depicted in block diagram a prior art conventional Type II Phase Lock loop frequency synthesizer 10. The loop consists of a phase detector 12, which is usually a sample and hold device, that compares the phase of a reference signal (fr) introduced into the phase detector with that of an output signal (fo) introduced to the phase detector via a feedback loop. The output of the phase detector is then applied into the input of an integrator 14 through a low pass filter 1 6 whose output is then applied as a control voltage 18 to the input of a voltage controlled oscillator (VCO) 20. The control voltage 18 is derived by the phase comparison in the phase detector between the output signal frequency of the VCO, after suitable frequency division in programmable binary divider 22, and the reference frequency.Accordingly, the output of the oscillator is fed back through the programmable divider 22 into the phase detector 1 2.

The programmable divider 22 is programmed to divide or count by N where N is a division number, according to the binary program 24 entered into it. Of course, alternate programming other than binary may be utilized as will become evident.

As aforementioned, in a frequency hopping system, the division number N is changed to suit a desired purpose with the end result that the oscillator 20 hops a frequency. The time between when N is changed and when the frequency settles often becomes important, however, in the usual programmable divider, N is an integer and setting time is only decreased at the expense of an increase in channel spacing.

The present arrangement as shown in Fig. 2, provides for the utilization of circuitry so that the value of N can be a non-integer whereby increasing the reference frequency (fr) and thus decreasing the setting time is accomplished without a need to increase the channel spacing. As shown, the reference frequency may be increased as desired and the manner of operation of this system is most easily seen by way of a numerical example. If we assume a reference frequency (fr) is 2 MHz, to obtain an output frequency (fo) of a 100 MHz, the programmable divider 22 must divide by 50 which = N/2, therefore N = 100. This is expressed in binary form as 1100100. The last digit constitutes the least significant bit (LSB) which may be applied to an AND gate 26.This AND gate 26 also receives input from the output of an auxiliary counter (divide by 2) 30 which receives an input by way of a feedback from the output of the programmable divider 22. The output of the AND gate 26 is then directed to a full adder 28 whose output is then directed to the programmable divider 22.

When the LSB is zero, the output of the AND gate is also zero, and the input of the full adder 28 is then equal to its input. In the present example, the input and the output of the full adder is 110010 in binary which is 50. Since the output of the adder is equal to 50, this is fed into the programmable divider which then is programmed to divide by 50, the desired value.

If N is changed to 101 or any other odd value to hop a frequency, the LSB becomes a 1, which then applies the output of the auxiliary counter (divided by 2) 30 to the full adder 28 via the AND gate 26. If the auxiliary counter (divide by 2) output is zero, the programmable divider 22 will divide by 50 as aforementioned. As the programmable divider counts down, the auxiliary counter (divide by 2) is then toggled and the programmable divider is now programmed to divide by 51. This then alternates the divider between 50 and 51 incurring an average division ratio of 50.5 which = N/2. Thus N = 101 and the desired output frequency of a 101 MHz is obtained.

However, it should be noted that the programmable divider is not restricted to N/2 and the denominator x can be any integer less than N as long as the radix of the auxiliary counter and the address are properly chosen.

Often times in many applications of the systems illustrated unwanted side bands will occur.

This is due to the conditions which exist in practical equipment rather than an ideal system. As aforementioned, the phase detector is usually a sample and hold device. The signal sampled is a sawtooth wave, derived from the reference frequency (fr). The sample is taken each time the programmable divider terminates its count. It is usually retained in a capacitor until the next sample is taken. In the ideal system, after stabilisation of the system, sample and hold output would be a low amplitude pure direct current without side bands. However, in practice, the output will usually contain energy at the sampling frequency and its harmonic, due to feed through of the sampling pulse, droop due to leakage, finite sampling time, jitters, noise etc.As a result of this some of this energy passes through the low pass filter to the oscillator thereby resulting in discrete side bands on the oscillator.

In the present arrangement shown in Fig. 2, when the N program is even, the programmable divider 22 divides by N each cycle and all discrete oscillator side bands would be due a sample and hold imperfections. These would be displaced from the oscillator by a + 2 (fr) and multiples thereof advantageously removing them. Further, when the N program is odd, compensating waveforms result, as shown in the Figs. 3A-3C.

Again, with reference to the previous example, the sawtooth wave frequency depicted in Fig.

3A would be equal to the reference frequency of (fr) of 2 MHz. The intervals between successive samples taken by the phase detector alternates because the program divider alternates between 50 and 51. The sample and hold output taken by the phase detector is a rectangular wave form as shown in Fig. 3B, and its fundamental frequency is (fr) which could cause substantial side bands at + fr and multiples thereof around the oscillator frequency. However, the AND gate 26 output wave form, as shown in Fig. 3C, has exactly the same wave form of that of the sample and hold output except it is inverted. Therefore, the sample and hold output variation can be cancelled by summing the AND gate output and the phased detector output, which is accomplished by the summer 32 as shown in Fig. 4.

The operation of the system shown in Fig. 4 would be the same as that previously discussed with regard to Fig. 2 with the added circuitry to provide for cancellation of unwanted side bands. Accordingly, like parts are similarly numbered.

In the simplest implementation to eliminate the side bands, an attenuator 34 is provided and is adjusted so that perfect cancellation occurs when N average = N minimum + N maximum/2.

For example, if N maximum/N minimum = 1.2 then complete cancellation will occur for N average and a 90% cancellation would occur where N + N minimum, and N = N maximum. In addition, a further refinement for cancellation could be accomplished by making the feedback voltage 36 inversely proportional to the changing values of N which would then allow for perfect cancellation to occur for all values of N.

An alternate means of obtaining compensation in the system for the unwanted side bands is represented by the block diagram as shown in Fig. 5. The basic operation is the same of that as previously described in Figs. 2 and 4 except the means in which the sample and hold output variations that occur when N is odd is removed in a different manner. The wave forms involved in the block diagram shown in Fig. 5 are shown in Figs. 6A through F as hereinafter discussed.

A conventional sawtooth wave generator 37 is provided and generates a sawtooth wave form the pulse train whose frequency is 2 fr. The output of the AND gate 26 is applied to an inverter 38 which inverts the signal and applies this to a latch 40 that is strobed from pulses from the reference pulse train through an input 42. This reference pulse train is shown in Fig. 6A with the AND gate output and the inverted gate output shown in Figs. 6D and 6E respectively.

The latch 40 output is now a square wave in phase with the sawtooth wave generated by the sawtooth wave generator 37. This latch output wave form is shown in Fig. 6F as the square wave aforementioned. By adding these two wave forms, that of the latch output and that of the sawtooth wave generator, by means of the summer 32, in the proper ratio provided by the attenuator 34, results in the wave form as shown in Fig. 6B. When such a wave is sampled by the phase detector at the intervals of N + 1/2 and N - 1/2 when N is odd, the sample and hold output is direct current as shown in Fig. 6C, which is comparable to an ideal situation.

However, to obtain perfect compensation for all values of N, the amplitude of the square wave should be inversely proportional to N. This can readily be accomplished through the use of a digital-to-analog convertor (D/A) 44 interposed between the output of the latch and the attenuator 34. Of course, if compensation at N average is satisfactory, the D/A convertor is unnecessary. The particular arrangement as shown in Fig. 6 also advantageously provides for compensation of side band frequencies before the sample and hold function of the phase detector rather than after it. By doing so, this reduces the timing and noise problems which may exist if such compensation is effected after the sample and hold by the phase detector is accomplished.

Implementation of the aforementioned systems may be provided through the block diagram arrangement of program divider shown in Figs. 7 and 8. Each utilizes a standard dual modulus counter 46 which receives the frequency output (fo) from the oscillator 20. With particular regard to Fig. 7, certain elements of the system are highlighted with the previously cited elements deemed included where appropriate in the system. The operation of this arrangement can best be described by way of an example in which assume the reference frequency fr to be 6 MHz and the frequency output to be 3 N.

At the start of the counting cycle, a modulus control counter 48 is provided and is set to a program number. It is decremented each time the dual modulus counter outputs a pulse which is received at the modulus counter. This pulse is also sent to a base counter 50 and the dual modulus counter divides by 16 until the base counter reaches zero wherein it outputs a pulse to the phase detector 12. This pulse from the base counter also resets the modulus control counter 48 and the base counter to the program number which signifies the start of another counting cycle. Of course, rather than decrementing the program number of the counters can start at zero and terminate when the program number is reached if so desired.

The following is a table which shows the relationship between the output frequency fo, the division number N, the program A for the modulus control counter 48 and the program B of the base counter 50; TABLE A N A B B-A B-A A =N Ave (16) (17) Percyle if f Even 480 0 15 15 240 0 240 240 1440 0 15 15 240 0 240 Odd 481 1 15 14 224 17 241 240 1/2 1443 Even 482 1 15 14 224 17 241 241 1446 1 15 14 224 17 241 Odd 4833 2 15 13 208 34 242 241 1/2 1449 I I I # I I I I I I 14 15 1 16 238 254 Odd 509 15 15 0 0 255 255 254 1/2 1527 Even 510 15 15 0 0 255 255 255 1530 15 15 0 0 255 255 *Odd 511 0 16 16 256 0 256 255 1/2 1533 Even 512 0 16 16 256 0 256 256 1536 0 16 16 256 0 256 Odd 513 1 16 15 240 17 257 256 1/2 1539 I I I I I I I I I I 15 16 1 16 255 271 Odd 543 0 17 17 272 0 272 271 1/2 1629 I I I I I I I I I I Odd 558 7 17 10 160 119 279 279 1664 7 17 10 160 119 279 Even 559 8 17 9 144 136 280 279 1/2 1667 I I # # # # # # # # As will be noted, the first line of Table A represent the lowest number than can be programmed into the counters while maintaining continuous coverage during frequency hopping.

However, for certain values of N, as designated by an asterisk, the base counter 50 must have a different program for the alternate cycles of the system. This creates the need for the full adder which, as shown, has inputs from the AND gate 26. The N -program which is a binary division number, having a minimum value of 240, with the output of a full adder having a four bit input into the modulus control counter and an input into the base counter 50.

This need for the full adder may be eliminated by using the highlighted arrangement as shown in Fig. 8. Select samples of the programming of A for the modulus control counter 48 and B the base counter 50 in accordance with the varying values of N are shown in Table B.

TABLE B B-A A = N Ave N A B B-A (16) (17) Percycle w N fo Even 512 0 16 16 256 0 256 256 1536 0 16 16 256 0 256 Odd 513 1 16 15 240 17 257 256 1/2 1539 Even 542 15 16 1 16 255 271 271 1626 15 16 1 16 255 271 Odd 543 16 15 0 0 272 272 271 1/2 1629 Even 544 0 17 17 272 0 272 272 1632 I I I I I I I I I I In this arrangement the binary division number is programmed into the base counter 50 and also into a full adder 52 which receives an input from the AND gate 26 while having a five bit output into the modulus control counter 48. As it is evident, the basic difference between the two programming schemes becomes apparent when the division number N = 511 wherein the modulus control counter 48 has a capacity of 1 6 for the arrangement shown in Fig. 8 as compared to 1 5 for the arrangement shown in Fig. 7. This count of 16 is used only for division number N having a value of 511, 543 and soon and since the program number for the base counter 50 must always be greater than or equal to the program number for the modulus control counter 48, the minimum value for the division number N = (2) (16) (1 6) which is = 51 2 as compared to the minimum value of 240 for the arrangement provided by Fig. 7.

Claims (11)

1. A phase locked loop type frequency synthesizer comprising; (a) a reference pulse signal source; (b) a voltage controlled oscillator (VCO) having an input and an output; (c) a phase detector having inputs coupled to said reference pulse signal source and said VCO input; said phase detector having an output coupled to said VCO input; (d) a programmable divider having an input coupled to said VCO and an output connected to said phase detector for generating a division number N by which said VCO output is divided; and means for allowing the programming of said programmable divider so that the division number N in a non-integer.

2. A synthesizer according to claim 1, wherein the means for allowing the programming of the program divider includes; an auxiliary counter coupled to the output of said divider capable of dividing by x where x is greater that N; a means of regulating the output of said auxiliary counter and responsive to the programming of said programmable divider, said means being coupled with said programmable divider wherein said division number N is an even number the regulating means inhibits the output of the auxiliary counter and when the division number N is an odd number the output of the auxiliary counter is fed to the programmable divider allowing for the programmable divider to divide alternatively between N+1 N-i and X X

3.A synthesizer according to claim 1 or 2, which includes an integrator and a low pass filter in a series connection between the phase detector and the VCO.

4. A synthesizer according to claim 1, 2 or 3, which further includes a means for compensating for undesired side bands about the input to the VCO when the division number is odd.

5. A synthesizer according to claim 2 or claims 3 or 4 when dependent on claim 2, wherein the regulating means for the auxiliary divider comprises an AND gate which is responsive to the least significant bit of a program which is placed in the program divider.

6. A synthesizer according to claim 4 or claim 5 when dependent on claim 4, wherein the means for compensating for undesired side bands includes; summing means coupled to the phase detector and coupled to the regulating means of the auxiliary counter, said summing means is adjusted to add the output wave from the regulating means and the output wave from the phase detector which causes a cancellation of the side bands about the control voltage to the oscillator.

7. A synthesizer according to claim 6 further including an attenuator interposed between the summing means and the regulating means and coupled therebetween which is set so that cancellation of said side bands occurs when the division number N's average = N minimum + N maximum 2

8. A synthesizer according to claim 7 which further includes a means of supplying an output wave form from the regulating means to the summer means which is inversely proportional to the division number N thereby providing cancellation of said side bands for all value of N as N is varied.

9. A synthesizer according to claim 4, wherein the means for compensating for undesired side bands includes; a pulse generator and a summer means in a series connection respectively, said pulse generator adapted to receive the reference pulse signal and the output of said summer means; an inverter and latch in a series connection, respectively, between the output of the regulating means and the summer means; said latch also adapted to receive the reference pulse signal, wherein in operation the wave form output of the regulating means is inverted by the inverter and outputted to the latch, which, also receiving the reference pulse signal results in its output being a function of said waves which are in phase with the pulse generator output, the resulting latch output and pulse generator output are joined by the summer means whose output is utilized by the phase detector in providing a controlled voltage free from side band interference.

10. A synthesizer according to claim 9 further including an attenuator interposed between the summer means and the latch and coupled thereto wherein said attenuator is set so that cancellation of the side bands occurs on the division number N average = N minimum + N maximum 2

11. A synthesizer according to claim 10 further including a digital-to-analog convertor following the latch and interposed between said latch and said attenuator, said convertor being coupled to said latch and said attenuator and adapted to receive program information wherein said convertor provides for compensation of all values of N varied according to the program information, by providing a wave form output having an amplitude inversely proportional to N.

1 2. A synthesizer according to any preceding claim, wherein the programmable divider comprises a dual modulus counter, a modulus control counter and a base counter each being coupled therebetween and each being adapted to be programmed so as to allow the use of a division number N that is a non-integer.

1 3. A phase locked loop type frequency synthesizer substantially as described with reference to Figs. 2-8 of the accompanying drawings.