JP2003162266A - Image display device - Google Patents

Abstract

<P>PROBLEM TO BE SOLVED: To prevent luminance unevenness from occurring when displaying in what is called two or more lines simultaneous selection mode. <P>SOLUTION: On the counter side surface of one of the substrates arranged to face each other, using an area enclosed by a plurality of gate signal lines arranged in parallel and a plurality of drain signal lines arranged in parallel crossing these gate signal lines as a pixel area, switching elements made to operate by scanning signals from the gate signal lines, pixel electrodes to be supplied with video signals from the drain signal lines via these switching elements, and capacitance elements formed between these pixel electrodes and a reference signal line are formed in the pixel area, and the picture display device is provided with a change-over means for sequentially supplying the scanning signals to a plurality of the signal lines adjacent to each other. <P>COPYRIGHT: (C)2003,JPO

Description

Detailed Description of the Invention

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an image display device, and more particularly to an image display device including a liquid crystal display device.

[0002]

2. Description of the Related Art For example, an active matrix type liquid crystal display device extends in the x direction and is juxtaposed in the y direction on the liquid crystal side surface of one of the substrates opposed to each other with a liquid crystal interposed therebetween. Each region surrounded by the gate signal line and the drain signal line extending in the y direction and juxtaposed in the x direction is a pixel region.

Then, each pixel region is supplied with a switching element which is operated by a scanning signal from the gate signal line on one side and a video signal from the drain signal line on one side via the switching element. A pixel electrode and a capacitive element formed between the pixel electrode and the gate signal line on the other side are formed.

In the liquid crystal display device having such a structure,
By supplying a scanning signal to each gate signal line sequentially and supplying a video signal to each drain signal line at the timing of the supply, an image can be displayed on the entire display portion.

Further, a plurality of gate signal lines adjacent to each other are set as one unit, and a scanning signal is sequentially supplied to each gate signal line, and the same video signal is supplied to each drain signal line for each unit according to the timing of the supply. It is known that, by supplying (so-called simultaneous plural selection mode), for example, switching of enlarged display of images or the like is achieved.

[0006]

Here, in order to achieve the same object, the present inventors set a plurality of gate signal lines adjacent to each other as one unit, and each gate signal grouped in this way. An attempt was made to supply a scanning signal to each line in sequence and to supply a video signal to each drain signal line at the timing of the supply.

However, the screen displayed in this way has, for example, two adjacent gate signal lines (first
Unevenness occurs in all of the pixels in charge of the lower gate signal line (second line) among the gate signal lines in which the line and the second line) are taken as one unit, and the uneven brightness occurs in a plurality of lines on the display screen. It was found that

As a result of pursuing this cause, it has been found that it is due to the capacitive element formed in each pixel region.

That is, when writing pixels in the first line and the second line, the gate signal lines of the first line and the second line are ON, and the first line is the gate signal line of the preceding stage. While the capacitive element is written in the OFF state, the second line is written in the first line whose gate signal line is in the ON state.

Therefore, there is a difference in the amount of charge accumulated in the capacitive element between the first line and the second line, which causes the above-mentioned difference in brightness.

In the case of so-called normally black, which displays black when no voltage is applied to the electrodes, the second line is darker than the first line, and white display is performed when no voltage is applied to the electrodes. In the case of normally white, the second line is brighter than the first line.

The present invention has been made under the above circumstances, and an object thereof is to provide an image display device in which uneven brightness does not occur when displaying in a so-called plural simultaneous selection mode. is there.

[0013]

Among the inventions disclosed in the present application, a brief description will be given to the outline of typical ones.
It is as follows.

Means 1. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line are formed,
The present invention is characterized by comprising switching means for sequentially supplying a scanning signal to each of a plurality of gate signal lines adjacent to each other and supplying a video signal to each drain signal line at the timing of the supply. .

Means 2. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line are formed,
A switching unit that supplies a scanning signal to each of a plurality of gate signal lines adjacent to each other and supplies a video signal to each drain signal line at the timing of the supply is provided, and the switching unit inputs an image signal. A control device for outputting control signals to the scanning signal drive circuit connected to each gate signal line and the video signal drive circuit connected to each drain signal line is performed according to the mode of the image signal. It is a feature.

Means 3. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line are formed,
It has a state in which a sequential scanning signal is supplied to each gate signal line and a state in which a sequential scanning signal is supplied to each of a plurality of gate signal lines adjacent to each other, and has switching means for switching the two states, and The selection means is provided in the scanning signal drive circuit for connecting the video signal to each drain signal line in synchronization with the supply timing, and the switching means is connected to each gate signal line, and is inputted to the scanning signal drive circuit. It is characterized by being switched by a signal.

Means 4. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line are formed,
It has a state in which a sequential scanning signal is supplied to each gate signal line and a state in which a sequential scanning signal is supplied to each of a plurality of gate signal lines adjacent to each other, and has switching means for switching the two states, and The switching means includes means for supplying a video signal to each drain signal line at the timing of supply, and the switching means includes a transistor formed on the one substrate surface in the vicinity of the scanning signal drive circuit connected to each gate signal line. It is characterized by being constituted by a wiring layer connected to it.

Means 5. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line are formed,
It has a state in which a sequential scanning signal is supplied to each gate signal line and a state in which a sequential scanning signal is supplied to each of a plurality of gate signal lines adjacent to each other, and has switching means for switching the two states, and Means for supplying a video signal to each drain signal line in synchronization with the supply timing, and means for scanning all gate signal lines at a time faster than at least the scanning time of all gate signal lines by sequential scanning of each gate signal line It is characterized by including.

Means 6. The image display device according to the present invention is, for example, a plurality of gate signal lines arranged in parallel and a plurality of gate signal lines arranged in parallel on the display surface on the opposite side of one of the substrates arranged to face each other. A region surrounded by a plurality of drain signal lines is a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are provided in the pixel region through the switching element. A pixel electrode to be supplied and a capacitive element formed between the pixel electrode and a reference signal line are formed, and a state in which a scanning signal is sequentially supplied to each gate signal line and a plurality of gates adjacent to each other Each signal line has a state in which a scanning signal is sequentially supplied, and a switching means for switching between the two states is provided, and a video signal is supplied to each drain signal line in accordance with the timing of the supply. Together comprises feeding to means, it is characterized in that it comprises means for displaying black periodically display surface at a delivery of a sequential scanning signal for each gate signal line adjacent a plurality of mutually.

Means 7. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the dedicated capacitance line are formed,
The capacitance-dedicated line includes switching means for connecting to a reference potential line or a gate signal line other than a gate signal line for operating the switching element, of a pair of gate signal lines surrounding the pixel region. It is a thing.

Means 8. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the dedicated capacitance line are formed,
The capacitance-dedicated line includes a switching means for connecting to a reference potential line or a gate signal line other than the gate signal line for operating the switching element among a pair of gate signal lines surrounding the pixel region, and the switching means is provided for each gate. It is characterized in that it is configured by a transistor formed on the surface of the one transparent substrate and a wiring layer connected thereto in the vicinity of the scanning signal drive circuit connected to the signal line.

Means 9. The image display device according to the present invention is provided, for example, on a surface on the opposite side of one of the substrates which are arranged to face each other, and a plurality of gate signal lines which are arranged in parallel and which are arranged in parallel so as to intersect these gate signal lines. A region surrounded by a plurality of drain signal lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a video signal from the drain signal line are supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the dedicated capacitance line are formed,
The capacitance dedicated line is connected to a gate signal line other than the gate signal line for operating the switching element among a pair of gate signal lines surrounding the pixel region, and a scanning signal is sequentially supplied to each gate signal line. , A state in which a video signal line is supplied to each drain signal line in accordance with the supply timing, and the capacitance dedicated line is connected to a reference potential line, and a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines. At the same time, the video signal is supplied to each drain signal line in synchronization with the supply timing.

Means 10. The image display device according to the present invention,
For example, a plurality of gate signal lines juxtaposed to each other and a plurality of drain signal lines juxtaposed to these gate signal lines are surrounded by a surface of one of the substrates arranged to face each other on the opposite side. And a pixel electrode to which a video signal from the drain signal line is supplied via the switching element, which is operated by a scanning signal from the gate signal line to the pixel area. A gate other than a gate signal line for operating the switching element is formed between a pair of gate signal lines that form a capacitance element formed between the electrode and the capacitance dedicated line and surround the pixel region with the capacitance dedicated line. A state of being connected to a signal line and sequentially supplying a scanning signal to each gate signal line, and supplying a video signal line to each drain signal line at the timing of the supply; The amount-dedicated line is connected to the reference potential line, the scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and the state of supplying the video signal to each drain signal line is switched at the timing of the supply. A control unit for inputting a pixel signal and outputting a control signal to each of the scanning signal drive circuit connected to each of the gate signal lines and the video signal drive circuit connected to each of the drain signal lines. The device is characterized in that it is performed according to the mode of the pixel signal line.

Means 11. The image display device according to the present invention,
For example, a plurality of gate signal lines juxtaposed to each other and a plurality of drain signal lines juxtaposed to these gate signal lines are surrounded by a surface of one of the substrates arranged to face each other on the opposite side. And a pixel electrode to which a video signal from the drain signal line is supplied via the switching element, which is operated by a scanning signal from the gate signal line to the pixel area. A gate other than a gate signal line for operating the switching element is formed between a pair of gate signal lines that form a capacitance element formed between the electrode and the capacitance dedicated line and surround the pixel region with the capacitance dedicated line. A state of being connected to a signal line and sequentially supplying a scanning signal to each gate signal line, and supplying a video signal line to each drain signal line at the timing of the supply; Switching the state in which the dedicated signal line is connected to the reference potential line and the scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and the video signal is supplied to each drain signal line at the timing of the supply. The switching means for switching the capacitance-dedicated line among the switching means is provided in a scan drive circuit connected to each gate signal line, and is switched by a selection signal input to the pixel scan signal drive circuit. It is characterized by.

Means 12. The image display device according to the present invention,
For example, a plurality of gate signal lines juxtaposed to each other and a plurality of drain signal lines juxtaposed to these gate signal lines are surrounded by a surface of one of the substrates arranged to face each other on the opposite side. And a pixel electrode to which a video signal from the drain signal line is supplied via the switching element, which is operated by a scanning signal from the gate signal line to the pixel area. A gate other than a gate signal line for operating the switching element is formed between a pair of gate signal lines that form a capacitance element formed between the electrode and the capacitance dedicated line and surround the pixel region with the capacitance dedicated line. A state of being connected to a signal line and sequentially supplying a scanning signal to each gate signal line, and supplying a video signal line to each drain signal line at the timing of the supply; Switching the state in which the dedicated signal line is connected to the reference potential line and the scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and the video signal is supplied to each drain signal line at the timing of the supply. Of the switching means, the switching means for the dedicated capacitance line is connected to the transistor formed on the one substrate surface in the vicinity of the scanning signal drive circuit connected to each gate signal line. It is characterized by being constituted by a wiring layer.

Means 13. The image display device according to the present invention,
For example, a plurality of gate signal lines juxtaposed to each other and a plurality of drain signal lines juxtaposed to these gate signal lines are surrounded by a surface of one of the substrates arranged to face each other on the opposite side. And a pixel electrode to which a video signal from the drain signal line is supplied via the switching element, which is operated by a scanning signal from the gate signal line to the pixel area. A gate other than a gate signal line for operating the switching element is formed between a pair of gate signal lines that form a capacitance element formed between the electrode and the capacitance dedicated line and surround the pixel region with the capacitance dedicated line. A state of being connected to a signal line and sequentially supplying a scanning signal to each gate signal line, and supplying a video signal line to each drain signal line at the timing of the supply; Switching the state in which the dedicated signal line is connected to the reference potential line and the scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and the video signal is supplied to each drain signal line at the timing of the supply. And a means for scanning all gate signal lines in a time faster than the scanning time of all gate signal lines by at least each gate signal line is sequentially scanned.

Means 14. The image display device according to the present invention,
For example, a plurality of gate signal lines juxtaposed to each other and a plurality of drain signal lines juxtaposed to these gate signal lines are surrounded by a surface of one of the substrates arranged to face each other on the opposite side. And a pixel electrode to which a video signal from the drain signal line is supplied via the switching element, which is operated by a scanning signal from the gate signal line to the pixel area. A gate other than a gate signal line for operating the switching element is formed between a pair of gate signal lines that form a capacitance element formed between the electrode and the capacitance dedicated line and surround the pixel region with the capacitance dedicated line. A state of being connected to a signal line and sequentially supplying a scanning signal to each gate signal line, and supplying a video signal line to each drain signal line at the timing of the supply; Switching the state in which the dedicated signal line is connected to the reference potential line and the scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and the video signal is supplied to each drain signal line at the timing of the supply. And a means for periodically displaying black on the display surface by supplying a sequential scanning signal for each of a plurality of gate signal lines adjacent to each other.

Means 15. The image display device according to the present invention,
For example, on the premise of the structure of any one of the means 1 to 14, the respective substrates arranged to face each other are arranged to face each other via a liquid crystal.

Means 16. The image display device according to the present invention,
For example, on the premise of the configuration of any of the means 1 to 14, the switching means for the drain signal of the switching means is provided in the video signal drive circuit.

Means 17. The image display device according to the present invention,
For example, assuming the configuration of any one of means 1 to 14, the switching means for the drain signal of the switching means includes a transistor formed on the one substrate surface in the vicinity of the video signal drive circuit and a wiring connected to the transistor. It is characterized by being constituted by layers.

[0031]

BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of an image display device according to the present invention will be described below with reference to the drawings.

Example 1. << Overall Configuration >> FIG. 2 is a diagram showing a schematic configuration showing an embodiment of the liquid crystal display device according to the present invention.

In the figure, there is a transparent substrate SUB1,
This transparent substrate SUB1 is a transparent substrate SUB2 through a liquid crystal.
It is arranged to face (not shown).

On the liquid crystal side surface of the transparent substrate SUB1, gate signal lines G extending in the x direction and arranged in parallel in the y direction are provided.
Drain signal lines DL extending in the L and y directions and arranged in parallel in the x direction are formed.

A region surrounded by these gate signal lines GL and drain signal lines DL becomes a pixel region, and an aggregate of these pixel regions is configured as a liquid crystal display section AR.

One end of each gate signal line GL is connected to the scanning signal drive circuit V, and by this scanning signal drive circuit V,
A scanning signal is supplied to each gate signal line GL.

One end of each drain signal line DL is connected to a video signal drive circuit He, and the video signal drive circuit He supplies a video signal to each drain signal line DL.

The scanning signal drive circuit V and the video signal drive circuit He are supplied with the scanning signal line control signal and the video signal line control signal, respectively, by a control circuit TCOM to which an image signal from a computer is input, for example. Has become.

<< Pixel Configuration >> FIG. 3 is a diagram showing, for example, 6 × 2 pixels among the above-mentioned pixels, and each pixel is indicated by a gate signal line GL (G _2y , G _{2y + 1).} And a pixel electrode PX to which a video signal from a drain signal line DL (denoted by D _2x D _{2x + 1} ) is supplied via the thin film transistor TFT which is operated by a scanning signal from , The capacitive element Cs formed between the pixel electrode PX and the reference signal line CL.
It has tg.

In the figure, three pixels which are adjacent to each other in the traveling direction of the gate signal line GL are unit pixels in color display, each of which is R (red), G (green),
Light is transmitted through the B (blue) color filters.

The pixel electrode PX is composed of a light-transmissive conductive film formed in most of the central portion of the pixel region except for the peripheral portion, and is formed on the liquid crystal side surface of the other transparent substrate SUB2. An electric field is generated between the counter electrode and a counter electrode made of a translucent conductive film that is commonly formed in each pixel region.

<< Operation of Control Circuit TCOM >> FIG. 1 shows that when a display switching signal is input to the control circuit TCOM, a control signal is sent to the scanning signal driving circuit V and the video signal driving circuit He in accordance with the switching. The operation | movement flowchart of sending is shown.

As shown in the figure, the mode of the display switching signal input in step SP1 is determined, and if it is the sequential scanning mode, the sequential scanning signal is supplied to each gate signal line in step SP2. At the same time, the video signal is supplied to each drain signal line at the timing of the supply. Then, in the case of the plural lines (here, two lines) simultaneous selection mode, the scanning signal is sequentially supplied to each of the two gate signal lines adjacent to each other in step SP3, and the video signal is supplied at the timing of the supply. Supply to each drain signal line.

In the liquid crystal display device configured as described above, even in the display in the plural simultaneous selection mode, each pixel to be displayed is driven by the stored information by the capacitive element Cstg which does not depend on the scanning signal at all. .

Therefore, in the selected plurality of pixel columns, it is possible to realize a display in which there is no difference in luminance between the pixel columns.

Example 2. 4A and 4B are explanatory views showing another embodiment of the liquid crystal display device according to the present invention.

In the first embodiment, the selection of the gate signal line in each of the sequential scanning mode and the plural simultaneous selection mode is performed by the control circuit TCOM, but in this embodiment, the gate signal line is close to the scanning signal drive circuit V. It is performed by the circuit provided.

In FIG. 1A, the even-numbered gate signal lines GL (shown by GLev) are connected to the scanning signal driving circuit V by the switch ST, and the scanning signal is supplied from the scanning signal driving circuit V side. Although it is designed to
As shown in FIG. 1B, the switch ST is switched to be connected to the upper odd-numbered gate signal line GL (shown as GLod) and is connected to the upper odd-numbered gate signal line GL (shown as GLod). The same scanning signal as that supplied to the above) is supplied.

As a result, in the case of FIG. 1A, the scanning signal is sequentially supplied to each gate signal line GL from the upper stage, and in the case of FIG. 1B, two adjacent gate signal lines are provided. As one unit, and scanning signals are sequentially supplied from the upper stage.

In the case of FIG. 1B, the scan signals from the scan signal drive circuit V supplied to the even-numbered gate signal lines GL may be completely ignored, but odd-numbered gates may be used. The supply time (selection time) of the scanning signal supplied to the signal line GL may be doubled.

As a result, the write time can be doubled, and the write characteristics can be improved. Also, the screen may be scanned twice without affecting the writing time. By doing so, an image different from the original display image can be obtained, and for example, black can be written. In this case, since the luminance waveform of the liquid crystal can be approximated to an impulse type such as CRT (Cathode Ray), it is possible to improve the visual response speed.

FIG. 5 is a diagram showing the signal waveforms of the corresponding parts when the switch switching is in FIG. 4A, and FIG. 6 is the signal waveforms of the corresponding parts when the switch switching is in FIG. 4B. It is a figure.

In addition, FIG.
In the case of (b), it is a signal waveform diagram in which black is written in the second scan to improve the visual response speed as described above (in the case of normally black).

The symbols or symbols shown in the signal waveforms of FIGS. 5 to 7 are shown in correspondence with those of FIG. 3, and the signal waveforms of the respective portions of FIG. 3 are shown in FIGS. 5 to 7, respectively. .

Although the signals supplied to the reference signal lines in FIGS. 5 to 7 have constant potentials,
It is needless to say that the present invention is not limited to this, and can also be applied to the case of driving for inverting at least one pixel unit.

FIG. 8 is a block diagram showing a specific embodiment for performing the above switch operation.

In FIG. 8, the even-numbered gate signal line GL (GLev) from the top is connected to the scanning signal drive circuit V by the first MIS transistor Tr1 and is also connected to the gate signal line GL (GLod) at the upper stage. Is connected to a second MIS transistor Tr2, the gate of the first MIS transistor is connected to a first selection line, and the gate of the second MIS transistor Tr2 is connected to a second selection line.

An ON signal is applied to the first selection line and an OF signal is applied to the second selection line.
By inputting the F signal, the state of FIG. 4A can be obtained, and by inputting the OFF signal to the first selection line and the ON signal to the second selection line, the state of FIG. 4B can be obtained.

Each of the MIS type transistors Tr1 and Tr
2 may be configured to be incorporated in the scanning signal drive circuit V, or may be configured by a polycrystalline silicon layer and a wiring layer formed on the surface of the transparent substrate SUB1.

Example 3. FIG. 9 is a plan view showing an embodiment of the pixel configuration of the liquid crystal display device shown in the first embodiment. 10 shows a sectional view taken along line XX of FIG. 9, and FIG. 11 shows a sectional view taken along line XI-XI of FIG.

In the figure, on the surface of the transparent substrate SUB1 on the liquid crystal side, first, a pair of gate signal lines GL extending in the x direction and arranged in parallel in the y direction are formed.

These gate signal lines GL surround a rectangular region together with a pair of drain signal lines DL which will be described later, and this region is configured as a pixel region.

In the area between the gate signal lines GL, the reference signal lines CL arranged in parallel with the gate signal lines GL are also provided.
Are formed.

Then, a counter electrode CT integrally formed with the reference signal line CL is formed, and the counter electrode CT is formed as an electrode group consisting of, for example, three electrodes extending in the y direction in the drawing and arranged in parallel. And the gate signal line GL
Are formed apart from each other by a predetermined distance so that they are not electrically connected to the gate signal line GL.

The transparent substrate SUB on which the gate signal lines GL and the reference signal lines CL (counter electrodes CT) are thus formed
An insulating film GI made of, for example, SiN is provided on the surface of the gate signal line GL and the reference signal line CL (counter electrode CT).
Is also formed.

The insulating film GI has a function as an interlayer insulating film for the gate signal line GL and the reference signal line CL in the formation region of the drain signal line DL described later, and its gate in the formation region of the thin film transistor TFT described later. The function as an insulating film is achieved by the capacitive element Cstg described later.
In the formation region of, it has a function as the dielectric film.

On the surface of this insulating film GI,
A semiconductor layer AS made of, for example, amorphous Si is formed so as to overlap a part of the gate signal line GL.

This semiconductor layer AS is a thin film transistor T.
By forming the drain electrode SD1 and the source electrode SD2 on the upper surface of the FT, the MIS having the inverted stagger structure in which a part of the gate signal line GL is used as the gate electrode
Type transistors can be constructed.

Here, the drain electrode SD1 and the source electrode SD2 are formed at the same time when the drain signal line DL is formed.

That is, the drain signal line DL extending in the y direction and arranged in parallel in the x direction is formed, and a part of the drain signal line DL extends to the upper surface of the semiconductor layer AS to form the drain electrode SD.
1 is formed, and the source electrode SD2 is formed apart from the drain electrode SD1 by the channel length of the thin film transistor TFT.

The source electrode SD2 extends to the pixel region side, and the extended portion constitutes the pixel electrode PX. That is, it is composed of, for example, two electrode groups extending in the y direction and arranged side by side so as to travel between the counter electrodes CT.

As a result, the counter electrode CT and the pixel electrode PX
When viewed in a plan view, the counter electrode, the pixel electrode, the counter electrode, the pixel electrode, ..., The counter electrode are equally spaced in this order from the drain signal line on one side to the drain signal line on the other side. It is located in.

The respective pixel electrodes PX are electrically connected to each other on the reference signal line CL, and the capacitive element Cstg is connected to the reference signal line CL at the connection portion.
Is configured.

The capacitance element Cstg is provided for the purpose of having a function of accumulating the video signal supplied to the pixel electrode PX for a relatively long time, for example. However, as described above, the effect of the present invention is exerted. To the gate signal line G
The condition is that the capacitor is not L but is formed between the reference signal line CL and the pixel electrode PX.

The semiconductor layer AS and the drain electrode SD1
A thin layer doped with a high concentration of impurities is formed at the interface with the source electrode SD2, and this layer functions as a contact layer.

This contact layer is, for example, the semiconductor layer A.
When S is formed, a high-concentration impurity layer is already formed on the surface thereof, and the drain electrode SD1 formed on the upper surface of the impurity layer is formed.
And the impurity layer exposed from the pattern of the source electrode SD2 as a mask may be etched.

As described above, the thin film transistor TFT, the drain signal line DL, the drain electrode SD1, the source electrode SD2.
A protective film PSV is formed on the surface of the transparent substrate SUB1 on which the pixel electrode PX is formed. This protective film PS
V is a film for avoiding the direct contact of the thin film transistor TFT with the liquid crystal, and is intended to prevent the characteristic deterioration of the thin film transistor TFT.

The protective film PSV may be an inorganic material layer such as SiN, a laminate of an inorganic material layer and an organic material layer such as a resin, or an organic material layer. It is composed of material layers.

An alignment film ORI1 is formed on the upper surface of the transparent substrate SUB1 on which the protective film PSV is formed in this way, and the alignment film ORI1 is a film that directly contacts the liquid crystal LC and is formed on the surface thereof. The liquid crystal L by rubbing
It is designed to determine the initial orientation direction of the C molecule.

As shown in FIG. 10, the surface of the transparent substrate SUB2 facing the liquid crystal LC on the liquid crystal side is formed so as to define each pixel area and also cover the thin film transistor TFT. The black matrix BM is formed as a result, and the color filter FIL is formed so as to cover the opening formed in the black matrix BM.

A flattening film OC made of, for example, resin is formed so as to cover the black matrix BM and the color filter FIL, and an alignment film ORI2 is formed on the upper surface of the flattening film OC. The alignment film ORI2 is a film that directly contacts the liquid crystal LC, and the rubbing formed on the surface thereof determines the initial alignment direction of the molecules of the liquid crystal LC.

Embodiment 4 FIG. 12 is a plan view showing another embodiment of the structure of the pixel of the liquid crystal display device and corresponds to FIG. The material indicated by the reference numeral in FIG. 9 is the material having the same function in the reference numeral in FIG.

The counter electrode CT has a different structure as compared with the case of FIG. Each counter electrode CT is formed on the upper surface of the protective film PSV, and each counter electrode CT has a pattern connected to each other on the gate signal line GL.

In addition, the drain signal line DL of one pixel region
The counter electrode CT adjacent to the drain signal line DL is connected to the counter electrode CT adjacent to the drain signal line DL in another pixel region adjacent to the drain signal line DL on the drain signal line DL. ing.

Thus, the line of electric force from the drain signal line DL can be configured to terminate at the counter electrode CT and not terminate at the pixel electrode PX.

Further, for example, a reference signal line CL is formed in the same layer as the gate signal line GL in parallel with the gate signal line GL, and a capacitive element Cstg is formed between the reference signal line CL and the pixel electrode PX. There is.

A liquid crystal display device having such a pixel has the same effect.

Example 5. FIG. 13A is a plan view showing another embodiment of the structure of the pixel of the liquid crystal display device, and is a drawing corresponding to FIG. The material indicated by the reference numeral in FIG.
The reference numeral 3 (a) has the same function. In addition, in FIG. 13B, b- of FIG.
A cross-sectional view taken along line b is shown in FIG. 13C, and a cross-sectional view taken along line cc of FIG. 13A is shown.

The configuration different from that of FIG. 13 is that in each pixel region, in addition to the capacitive element Cstg, the capacitive element Cad is used.
d is also formed.

That is, one end of at least one pixel electrode PX extends to above the gate signal line GL, and the capacitive element Cadd is provided between the pixel electrode PX and the gate signal line GL.
Are configured.

In this case, for example, when the capacitance of the capacitance element Cstg is three times or more that of the capacitance element Cadd, the influence of the capacitance element Cadd is small and the capacitance element Cadd can be used as the auxiliary capacitance.

In this embodiment, as the protective film PSV, a sequential laminated body of a protective film PSV1 made of an inorganic material layer and a protective film PSV2 made of an organic material layer is used.

Example 6. Although the electric field that causes the liquid crystal to behave in the above-described pixel has a so-called horizontal electric field system configuration in which parallel components of the substrate are used, it goes without saying that a so-called vertical electric field system configuration may be used.

FIG. 14 shows a plan view of a pixel of such a vertical electric field type liquid crystal display device, which corresponds to FIG. The material indicated by the reference numeral in FIG. 9 is a material having the same function as the reference numeral in FIG.

In FIG. 14, a pixel electrode PX made of a light transmissive material is formed on the protective film PSV in most of the center except the periphery of the pixel region, and the pixel electrode PX is formed on the protective film PSV. It is connected to the source electrode SD2 of the thin film transistor TFT through the contact hole CH.

The counter electrode for generating an electric field with the pixel electrode PX is formed of a transparent conductive film on the liquid crystal side surface of the other transparent substrate.

Also in such a liquid crystal display device, the reference signal line CL is formed, and the pixel electrode PX constitutes the capacitive element Cstg between the pixel electrode PX and the reference signal line CL.

Example 7. FIG. 15A is a plan view showing an embodiment of the configuration of the pixel of the liquid crystal display device and corresponds to FIG. Materials indicated by reference numerals in FIG. 14 are shown in FIG.
The material having the same function is indicated by the reference numeral. 15B is a sectional view taken along the line bb of FIG. 15A, and FIG. 15C is a sectional view taken along the line cc of FIG. 15A.

The configuration different from that of FIG. 14 is that in each pixel region, in addition to the capacitive element Cstg, the capacitive element Cad is used.
d is also formed.

That is, a part of the pixel electrode PX extends to above the gate signal line GL to form a capacitive element Cadd between the pixel electrode PX and the gate signal line GL.

The extending portion of the source electrode SD2 of the thin film transistor TFT is formed so as to overlap with the reference signal line CL, and the capacitor element Cstg is newly formed at this overlapping portion.

The capacitance element Cstg formed by the extending portion of the source electrode SD2 uses the insulating film GI as a dielectric film between itself and the reference signal line CL, while the capacitance element Cadd does not have the insulation film GI. Since the protective film PSV is also a dielectric film, the capacitance of the capacitive element Cstg is
It can be, for example, three times or more that of dd.

Example 8. FIG. 16 is an explanatory view showing another embodiment of the liquid crystal display device according to the present invention.

In the figure, it is determined in step SP1 whether the image information from the computer is in the still picture mode or the moving picture mode. For example, in the case of the still picture mode, step SP2 is the capacitive element of each pixel of the liquid crystal display device. Is switched to the capacitive element Cadd, and in the moving image still mode, a flowchart for switching to the capacitive element Cstg in step SP3 is shown.

Here, the capacitive element Cadd is the pixel electrode PX.
Is a capacitor element in which the gate signal line for driving the thin film transistor TFT of the pixel is used as another electrode and the other gate signal line is used as the other electrode. Further, the capacitive element Cstg is a capacitive element in which the pixel electrode PX is used as one electrode and the reference signal line to which a constant voltage signal is supplied is configured as the other electrode as shown in each of the above-described embodiments.

In the case of the still image mode, it is preferable to display it in high definition, and scanning is performed line by line.
The capacitive element of each pixel is preferably the capacitive element Cadd. This is because the capacitive element Cadd can correct the delay of the scanning signal of the gate signal line GL.

In the moving image mode, the brightness uniformity is not required as compared with the still image, and it is preferable to select every plural lines so that the signal is written plural times in one pixel without increasing the frame frequency. The capacitive element of the pixel is preferably the capacitive element Cstg. Further, the black writing results in an impulse-like luminance display, and the visual response of the moving image is greatly improved.

As will be described later in detail, the configuration of the pixel of the liquid crystal display device is provided with a capacitance signal line for forming a capacitance between the pixel electrode PX and the pixel electrode PX. Capacitance element Ca by inputting the scanning signal of the previous stage or the latter stage
dd is configured, and in the moving image mode, a reference voltage signal is input to the capacitance signal line to change the capacitance element Cstg.
Is configured.

FIG. 17A is a plan view showing an embodiment of the pixel of the liquid crystal display device and corresponds to, for example, FIG. Further, FIG. 17 (b) is b- of FIG. 17 (a).
It is sectional drawing in the b line.

Compared to the case of FIG. 14, the reference signal line CL
Is made to function as the capacity-dedicated line CPL, and there is no substantial difference.

Whether the capacitance element formed between the capacitance dedicated line CPL and the pixel electrode PX functions as the capacitance element Cadd or the capacitance element Cstg according to the signal supplied to the capacitance dedicated line CPL. It has been decided.

Example 9. 18A and 18B are explanatory views showing another embodiment of the liquid crystal display device according to the present invention.

In the seventh embodiment, the switching of the signal supplied to the dedicated capacitance line CPL is performed by the control circuit TCOM, but in this embodiment, it is performed by the circuit provided in the vicinity of the scanning signal drive circuit V. There is.

That is, in FIG. 18A, each capacitance-dedicated line CPL is connected to the reference potential line and the reference potential is supplied to the capacitance-dedicated line CPL by switching the switch ST, whereas in FIG. ) Is connected to another adjacent gate signal line GL different from the gate signal line GL which operates the thin film transistor TFT of each pixel of the pixel column in which the capacitance dedicated line CPL is formed by switching the switch ST. It is supposed to be connected.

In the case of FIG. 18A, the capacitive element formed between the dedicated capacitance line CPL and the pixel electrode PX functions as the capacitive element Cstg, and in the case of FIG. 18B, the capacitive element Cadd. Function as.

FIG. 19 is a block diagram showing an embodiment for performing the above switch operation.

By turning on the first selection line and turning off the second selection line, the capacitance dedicated line CPL is connected to the reference potential line, the first selection line is turned off and the second selection line is turned on. By doing so, the capacitance dedicated line CPL comes to be connected to the gate signal line GL.

In FIG. 20, the switch switching is as shown in FIG.
FIG. 21 is a diagram showing signal waveforms of corresponding parts in the case of FIG. 21, and FIG. 21 is a diagram showing signal waveforms of corresponding parts in the case where the switch switching is in FIG.

In order to explain the signals written in the 2 × 6 pixels in FIG. 3, the potentials of the pixels from PX11R to PX22B are shown. Also, D _2X , D _{2X + 1} , G
_2Y and G _{2Y + 1} also correspond to the arrangement of FIG. G _2Y-1
Is a gate signal line in the preceding stage of G _2Y . Further, the capacitance dedicated lines A and B correspond to the reference signal lines A and B in FIG. As described above, Cadd and Cstg are used instead of Cstg in FIG. Further, the correspondence with the above-mentioned FIG. 3 will be used as it is in the following embodiments for explanation.

Example 10. 22 is a block diagram showing another embodiment of the image display device according to the present invention. This embodiment combines the effects shown in the first embodiment and the effects shown in the eighth embodiment. Note that FIG. 22 is a diagram corresponding to FIG. 8 or FIG.

In the same figure, focusing on the first pixel column arranged in parallel in the x direction and the second pixel column on the lower stage adjacent to this first pixel column, the gate signal line GL of the first pixel column is directly scanned. The gate signal line GL of the second pixel column is connected to the signal drive circuit V and is connected to the scanning signal drive circuit V via the MIS type transistor Tr1.

The capacitance dedicated line CPL of the first pixel column is M
It is connected to the gate signal line GL (the input side of the MIS type transistor corresponding to the MIS type transistor Tr1) of the preceding pixel column via the IS type transistor Tr2, and to the reference potential line via the MIS type transistor Tr3. It is connected.

Further, the capacity-dedicated line CPL of the second pixel column is connected to the gate signal line GL of the first pixel column via the MIS type transistor Tr4 and is connected to the reference potential line via the MIS type transistor Tr5. Has been done.

The gate signal line GL of the second pixel column and the gate signal line GL of the first pixel column are connected to the MIS transistor Tr.
It is connected via 6. Then, the MIS type transistors Tr1 and Tr2 and the MIS type transistor T
r4 has its gate connected to the first select line,
The IS type transistors Tr3 and Tr5 and the MIS type transistor Tr6 have their gates connected to the second selection line.

In such a configuration, the first selection line is O
When the scanning signal is supplied to the gate signal line GL of the first pixel column when the N and second selection lines are OFF, the capacitance dedicated line CP
The gate signal line GL at the previous stage is connected to L. Next, when the scanning signal is supplied to the gate signal line GL of the second pixel column, the capacitance dedicated line CPL is connected to the gate signal line GL of the previous stage (first pixel column). As a result, the capacitive element Cadd is formed in each pixel between the pixel electrode PX and the dedicated capacitance line CPL. FIG. 23 shows signal waveforms generated in the corresponding parts by switching in this case.

On the other hand, when the scanning signal is supplied to the gate signal line GL of the first pixel column when the first selection line is OFF and the second selection line is ON, the second pixel column is passed through the MIS type transistor Tr. The gate signal line GL is also supplied with the scanning signal, and the capacitance dedicated line CPL of the first pixel column is via the MIS transistor Tr, and the capacitance dedicated line CPL of the second pixel column is via the MIS transistor Tr. Each is connected to the reference potential line. As a result, the first pixel column and the second pixel column are simultaneously selected, and in each of these pixels, the capacitive element Cs is provided between the pixel electrode PX and the dedicated capacitance line CPL.
tg is formed. FIG. 24 shows signal waveforms generated in the corresponding parts by switching in this case.

Example 11. FIG. 25 is an explanatory view showing another embodiment of the image display device according to the present invention and corresponds to FIG.

In the configuration different from the case of FIG. 24, the number of gate signal lines GL for sending the scanning signal from the scanning signal drive circuit V in each gate signal line GL is halved.

Therefore, the supply time of the scanning signal from the scanning signal drive circuit V to each gate signal line GL is doubled.

By doing so, the pixel electrode P of the video signal is
Since the write time to X can be doubled, the write characteristics can be improved.

Example 12. FIG. 26 is an explanatory view showing another embodiment of the image display device according to the present invention and corresponds to FIG.

The structure different from the case of FIG. 24 is that even if there is a gate signal line which does not require a scanning signal from the scanning signal drive circuit V among the gate signal lines GL, it is ignored and the display surface is The scanning is performed twice, and the entire one display surface is displayed in black.

In this case, the luminance waveform of the liquid crystal is C
Since it is close to the impulse type like RT, it is possible to improve the visual response speed.

Example 13. FIG. 27 is a diagram showing a pixel of the liquid crystal display device according to the present invention, as described above.
17 is a plan view showing another embodiment in which L is formed, and FIG.
It is a diagram corresponding to (a).

The structure different from the case of FIG. 17A is that the reference signal line CL running in the x direction is disposed in the approximate center of the pixel.
Has been established. The reference signal line CL is formed at the same time when the gate signal line GL is formed, for example.

The reference signal line CL is to newly form a capacitive element Cstg between the pixel electrode PX and the pixel electrode PX, so that the value of the capacitive element Cstg is increased and the image quality variation is greatly reduced. There is.

Example 14. FIG. 28 is a diagram showing a pixel of the liquid crystal display device according to the present invention.
27 is a plan view showing another embodiment in which L is formed, and FIG.
It is a diagram corresponding to.

The structure different from the case of FIG. 27 is formed by overlapping the extending portion of the source electrode SD2 of the thin film transistor TFT with the reference signal line CL, and further extending this extending portion and the reference signal line CL. And a capacitive element Cstg is formed between and.

Example 15. FIG. 29 shows a pixel of the liquid crystal display device according to the present invention, as described above, in which the capacitance dedicated line CP is used.
It is a top view showing other examples when L is formed.

The pixel shown in FIG. 29 is of a so-called lateral electric field type, and corresponds to FIG.

In the same figure, a new capacitor-dedicated line CPL is formed at the same time when the gate signal line GL is formed, and the pixel electrode PX of the capacitor element Cstg formed by the reference signal line CL and the pixel electrode PX is formed. The capacity dedicated line CP
Capacitor Cadd or Cstg by superposing up to L
Is newly formed.

Example 16. FIG. 30 shows a pixel of the liquid crystal display device according to the present invention.
29 is a plan view showing another embodiment in which L is formed, and FIG.
It is a diagram corresponding to.

A different structure from the case of FIG. 29 is that the counter electrode CT is formed on the upper surface of the protective film PSV and one end of at least one pixel electrode PX is extended to above the dedicated capacitance line CPL. The capacitive element Cadd or the capacitive element Cstg is newly formed in this portion.

Example 17: In each of the above-described embodiments, switching is performed such that the scanning signal is sequentially supplied to every two gate signal lines adjacent to each other, but the number is not necessarily limited to two, and three lines are not necessarily required. Needless to say, it may be more than that.

Example 18. In each of the above-described embodiments, amorphous Si is used as the semiconductor layer of the thin film transistor TFT in the pixel area, but Si of other crystal (poly) may be used, or another semiconductor may be used. It goes without saying that it may be a layer.

In this case, when the thin film transistor TFT in the pixel region is made of poly-Si, the structure shown in FIG.
Alternatively, the transistors forming the circuit shown in FIG. 22 may be formed on the surface of the transparent substrate SUB1 by the thin film transistor TFT.
Can be formed in parallel with the formation of.

Example 19. Needless to say, each of the embodiments described above may be used in an image display device using a self-luminous element, for example, an organic EL.

[0148]

As is apparent from the above description,
According to the image display device of the present invention, it is possible to prevent the occurrence of uneven brightness when displaying a so-called multiple simultaneous selection mode.

[Brief description of drawings]

FIG. 1 is a flowchart showing an embodiment of an image display device according to the present invention.

FIG. 2 is a schematic overall configuration diagram showing an embodiment of a pixel display device according to the present invention.

FIG. 3 is a circuit diagram showing an embodiment of each pixel of the pixel display device according to the present invention.

FIG. 4 is an explanatory diagram circuitically showing the flow chart shown in FIG.

5 is a diagram showing a signal waveform of each part of the image display device when one of the switches shown in FIG. 4 is switched.

FIG. 6 is a diagram showing signal waveforms of respective parts of the image display device when the other of the switches shown in FIG. 4 is switched.

FIG. 7 is a signal waveform diagram showing another embodiment of the image display device according to the present invention.

8 is a circuit diagram showing an example of a specific configuration of the explanatory diagram of FIG.

FIG. 9 is a plan view showing an embodiment of a pixel of the pixel display device according to the present invention.

10 is a cross-sectional view taken along line XX of FIG.

11 is a cross-sectional view taken along line XI-XI of FIG.

FIG. 12 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 13 is a configuration diagram showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 14 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 15 is a configuration diagram showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 16 is a flowchart showing another embodiment of the image display device according to the present invention.

FIG. 17 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 18 is an explanatory diagram showing a circuit diagram of the flow chart shown in FIG. 16;

19 is a circuit diagram showing an example of a specific configuration of the explanatory diagram of FIG.

20 is a diagram showing a signal waveform of each part of the image display device when one of the switches shown in FIG. 18 is switched.

21 is a diagram showing a signal waveform of each part of the image display device when the other of the switches shown in FIG. 18 is switched.

FIG. 22 is a circuit diagram showing another embodiment of the image display device according to the present invention.

23 is a diagram showing a signal waveform of each part of the image display device when one of the switches shown in FIG. 22 is switched.

FIG. 24 is a diagram showing signal waveforms of respective parts of the image display device when the other of the switches shown in FIG. 22 is switched.

FIG. 25 is a signal waveform diagram showing another embodiment of the image display device according to the present invention.

FIG. 26 is a signal waveform diagram showing another embodiment of the image display device according to the present invention.

FIG. 27 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 28 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 29 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

FIG. 30 is a plan view showing another embodiment of the pixel of the pixel display device according to the present invention.

[Explanation of symbols]

SUB1 ... Transparent substrate, GL ... Gate signal line, DL ... Drain signal line, CL ... Reference signal line, CPL ... Capacitance dedicated line,
TFT ... Thin film transistor, PX ... Pixel electrode, CT ... Counter electrode, GI ... Insulating film, PSV ... Protective film, V ... Scan signal drive circuit, He ... Video signal drive circuit, TCOM ... Control circuit. Cadd ... capacitive element, Cstg ... capacitive element.

─────────────────────────────────────────────────── ─── Continuation of front page (51) Int.Cl. ⁷ Identification code FI theme code (reference) G09G 3/20 621 G09G 3/20 621M 622 622R 642 642A 680 680G F term (reference) 2H093 NA16 NA43 NC34 NC35 NC41 ND09 NE01 5C006 AA01 AA16 AA22 AC11 AC25 AF42 AF43 AF50 AF51 AF53 AF71 BB16 BC02 BC03 BC06 BC11 BF15 BF31 BF42 EB05 FA04 FA14 FA16 FA22 FA25 FA37 FA42 5C080 AA06 AA10 BB05 CC03 DD03 DD05 DD06 DD19 JJEE JJ02 JJ08 JJ02 JJ21 JJ05 JJ05 JJ06 JJDD JJDD JJDD JJDD JJDDEE KK42 5C094 AA03 BA03 BA43 CA19 EA04 FB12 FB14 FB19

Claims (17)

[Claims] 1. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitive element formed between the pixel electrode and the reference signal line is formed, and a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied at the timing of the supply. An image display device comprising: a switching unit that supplies each of the drain signal lines. 2. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitive element formed between the pixel electrode and the reference signal line is formed, and a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied at the timing of the supply. Is provided to each drain signal line, and the switching means includes a scanning signal drive circuit for inputting an image signal and connected to each gate signal line, and each drain signal line. An image display device, characterized in that a control device for outputting a control signal to each of the video signal drive circuits connected to the image display device is performed according to the mode of the image signal. 3. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface on the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A state in which a capacitive element formed between the pixel electrode and the reference signal line is formed, and a sequential scanning signal is supplied to each gate signal line, and a sequential scanning is performed for each of a plurality of adjacent gate signal lines. The switching means has a state of supplying a signal, and has switching means for switching the two states, and means for supplying a video signal to each drain signal line at the timing of the supply, The image display device is characterized in that the display means is provided in a scanning signal drive circuit connected to each gate signal line and is switched by a selection signal input to the scanning signal drive circuit. 4. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A state in which a capacitive element formed between the pixel electrode and the reference signal line is formed, and a sequential scanning signal is supplied to each gate signal line, and a sequential scanning is performed for each of a plurality of adjacent gate signal lines. The switching means has a state of supplying a signal, and has switching means for switching the two states, and means for supplying a video signal to each drain signal line at the timing of the supply, The image display device is characterized in that the display means comprises a transistor formed on the one substrate surface in the vicinity of the scanning signal drive circuit connected to each gate signal line and a wiring layer connected to the transistor. 5. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface on the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A state in which a capacitive element formed between the pixel electrode and the reference signal line is formed, and a sequential scanning signal is supplied to each gate signal line, and a sequential scanning is performed for each of a plurality of adjacent gate signal lines. It has a state of supplying a signal, has switching means for switching the two states, and has means for supplying a video signal to each drain signal line at the timing of the supply, An image display device comprising means for scanning all gate signal lines in a time faster than a scanning time of all gate signal lines by at least sequentially scanning each gate signal line. 6. A plurality of gate signal lines arranged in parallel and a plurality of drain signals arranged in a line intersecting these gate signal lines on a display surface on the opposite side of one of the substrates arranged to face each other. A region surrounded by lines is used as a pixel region, and a switching element operated by a scanning signal from a gate signal line and a pixel electrode to which a video signal from a drain signal line is supplied to the pixel region through the switching element. And a capacitive element formed between the pixel electrode and the reference signal line, and a state in which a scanning signal is sequentially supplied to each gate signal line, and a state in which a plurality of gate signal lines adjacent to each other are sequentially supplied. It also has a state for supplying a scanning signal, a switching means for switching between the two states, and a means for supplying a video signal to each drain signal line at the timing of the supply. An image display apparatus comprising means for periodically display surface black display in the supply of the sequential scanning signals for each gate signal line adjacent a plurality of mutually. 7. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance dedicated line is formed, and the capacitance dedicated line is a reference potential line or a gate signal for activating the switching element of a pair of gate signal lines surrounding a pixel region. An image display device comprising switching means for connecting to a gate signal line other than the lines. 8. A plurality of gate signal lines arranged in parallel and a plurality of drain signal lines arranged in parallel with each other on one surface of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance dedicated line is formed, and the capacitance dedicated line is a reference potential line or a gate signal for activating the switching element of a pair of gate signal lines surrounding a pixel region. A switching means for connecting to a gate signal line other than the line, the switching means is provided on the surface of the one transparent substrate in the vicinity of the scanning signal drive circuit connected to each gate signal line. An image display device comprising a formed transistor and a wiring layer connected thereto. 9. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitive element formed between the pixel electrode and the dedicated capacitance line is formed, and among the pair of gate signal lines that surround the pixel region with the dedicated capacitance line, other than the gate signal line that activates the switching element. A state in which it is connected to another gate signal line and a scanning signal is sequentially supplied to each gate signal line, and a video signal line is supplied to each drain signal line at the timing of the supply, The capacity-dedicated line is connected to a reference potential line, a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. An image display device characterized in that. 10. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on a surface of one of the substrates arranged to face each other on the opposite side. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance-dedicated line is formed, and a pair of gate signal lines surrounding the pixel region for the capacitance-dedicated line other than the gate signal line for operating the switching element is formed. It connects to other gate signal lines and supplies a scanning signal to each gate signal line sequentially, and also supplies a video signal line to each drain signal line at the timing of the supply. Switching the state in which the capacitance dedicated line is connected to a reference potential line and a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. The switching means inputs the pixel signal and outputs the control signal to the scanning signal drive circuit connected to each of the gate signal lines and the video signal drive circuit connected to each of the drain signal lines. An image display device, characterized in that the control device performs it according to a mode of the pixel signal line. 11. A plurality of gate signal lines arranged in parallel and a plurality of drain signal lines arranged in parallel with each other on the surface of one substrate among the substrates arranged to face each other on the opposite side. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance-dedicated line is formed, and a pair of gate signal lines surrounding the pixel region for the capacitance-dedicated line other than the gate signal line for operating the switching element is formed. It connects to other gate signal lines and supplies a scanning signal to each gate signal line sequentially, and also supplies a video signal line to each drain signal line at the timing of the supply. The capacitance-dedicated line is connected to a reference potential line, a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. Switching means for switching is provided, and the switching means for the dedicated capacitance line of the switching means is provided in a scan drive circuit connected to each gate signal line, and is switched by a selection signal input to the pixel scan signal drive circuit. An image display device characterized by the above. 12. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged in a line intersecting these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance-dedicated line is formed, and a pair of gate signal lines surrounding the pixel region for the capacitance-dedicated line other than the gate signal line for operating the switching element is formed. It connects to other gate signal lines and supplies a scanning signal to each gate signal line sequentially, and also supplies a video signal line to each drain signal line at the timing of the supply. The capacitance-dedicated line is connected to a reference potential line, a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. Switching means for switching is provided, and among the switching means, the switching means for the dedicated capacitance line is connected to the transistor formed on the one substrate surface in the vicinity of the scanning signal drive circuit connected to each gate signal line. An image display device characterized in that it is constituted by a wiring layer. 13. A plurality of gate signal lines that are arranged in parallel and a plurality of drain signal lines that are arranged so as to intersect these gate signal lines on the surface of the opposite side of one of the substrates arranged to face each other. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance-dedicated line is formed, and a pair of gate signal lines surrounding the pixel region for the capacitance-dedicated line other than the gate signal line for operating the switching element is formed. It connects to other gate signal lines and supplies a scanning signal to each gate signal line sequentially, and also supplies a video signal line to each drain signal line at the timing of the supply. The capacitance-dedicated line is connected to a reference potential line, a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. An image display device, comprising: switching means for switching, and means for scanning all gate signal lines in a time faster than a scanning time of all gate signal lines by at least sequential scanning of each gate signal line. 14. A plurality of gate signal lines arranged in parallel and a plurality of drain signal lines arranged in parallel with each other on the surface of one substrate among the substrates arranged to face each other on the opposite side. A region surrounded by and is a pixel region, and a switching element that is operated by a scanning signal from a gate signal line to the pixel region, and a pixel electrode to which a video signal from the drain signal line is supplied via this switching element A capacitance element formed between the pixel electrode and the capacitance-dedicated line is formed, and a pair of gate signal lines surrounding the pixel region for the capacitance-dedicated line other than the gate signal line for operating the switching element is formed. It connects to other gate signal lines and supplies a scanning signal to each gate signal line sequentially, and also supplies a video signal line to each drain signal line at the timing of the supply. The capacitance-dedicated line is connected to a reference potential line, a scanning signal is sequentially supplied to each of a plurality of adjacent gate signal lines, and a video signal is supplied to each drain signal line at the timing of the supply. An image display device comprising: switching means for switching; and means for periodically displaying black on a display surface by supplying a sequential scanning signal for each of a plurality of adjacent gate signal lines. 15. The image display device according to claim 1, wherein the respective substrates arranged to face each other are arranged to face each other via a liquid crystal. 16. The image display device according to claim 1, wherein the switching means for the drain signal of the switching means is provided in a video signal drive circuit. 17. The switching means for the drain signal of the switching means is constituted by a transistor formed on the one substrate surface in the vicinity of the video signal drive circuit and a wiring layer connected to the transistor. The image display device according to any one of claims 1 to 14.