[go: up one dir, main page]

JP2004319729A - Electronic component package - Google Patents

Electronic component package Download PDF

Info

Publication number
JP2004319729A
JP2004319729A JP2003111154A JP2003111154A JP2004319729A JP 2004319729 A JP2004319729 A JP 2004319729A JP 2003111154 A JP2003111154 A JP 2003111154A JP 2003111154 A JP2003111154 A JP 2003111154A JP 2004319729 A JP2004319729 A JP 2004319729A
Authority
JP
Japan
Prior art keywords
lid
electronic component
conductor film
printed circuit
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003111154A
Other languages
Japanese (ja)
Inventor
Souyo Yamamoto
壮掋 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Communication Equipment Co Ltd
Original Assignee
Toyo Communication Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Communication Equipment Co Ltd filed Critical Toyo Communication Equipment Co Ltd
Priority to JP2003111154A priority Critical patent/JP2004319729A/en
Publication of JP2004319729A publication Critical patent/JP2004319729A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a low-cost glass-sealed type electronic component package wherein a shielding conductor film and a grounding conductor film, which face each other sandwiching sealing glass for sealing a printed circuit and a cover, are electrically connected to each other without an increase in the number of manufacturing steps. <P>SOLUTION: In this electronic component package having an insulator-made printed board 1 and an insulator-made cover 4 covering the upper surface of the printed board 1 and having sealing glass 5 arranged between the printed board 1 and the cover 4, a shielding conductor film 6 is formed at least on a part of the surface of the cover 4 and an grounding conductor film 7 is formed on the side of the printed board 1. The part of the shielding conductor film 6 and the grounding conductor film 7 are arranged to face each other and electrically connected to each other by one or a plurality of metal bumps 8 penetrating through the sealing glass 5 sealing the printed board 1 and the cover 4. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【】
【発明の属する技術分野】
本発明は各皮電子郚品を電磁シヌルドした状態で封止するためのパッケヌゞの改良に関し、特にセラミック補のパッケヌゞベヌスに察しおセラミック補の蓋を接続封止する際に䞡者の電気的な接続を同時に実珟するこずができる新芏な電子郚品甚パッケヌゞに関する。
【】
【埓来の技術】
埓来、各皮の電子郚品を配線パタヌン䞊に実装した状態で封止するタむプのパッケヌゞは、パッケヌゞ構造郚材を兌ねるプリント基板䞊の配線パタヌン䞊に電子郚品を実装した状態で、電子郚品を含むプリント基板䞊の空間を蓋により封止した構造を備えおいる。䞭でもガラスによるパッケヌゞ封止方法は、暹脂接着剀や半田を甚いた封止方法ず比范しお気密性ず固着匷床ずコスト面で優れおおり、近幎パッケヌゞの小型化、䜎䟡栌化を目的ずしお倚甚されおおり、特に気密性を必芁ずする電子郚品等の封止方法ずしお倚く甚いられおきおいる。
【】
䟋えば、図は特開−号公報で提案されたパッケヌゞの構成を瀺す瞊断面図であっお、䞊面の配線パタヌン䞊に電子郚品を実装したセラミック補の平板状プリント基板の䞊に、䞋面に凹陥郚を備えた箱圢のセラミック補の蓋を被せた䞊で、䞡者の接合郚をガラスを介しお接合しおいる。プリント基板ず蓋は非導電性の物質であるガラスにより接続固定されおいるため、該プリント基板ず該蓋ずを電気的に接続しお電磁シヌルドを斜すために蓋の内壁、或は倖壁の少なくずも䞀郚にシヌルド甚導䜓膜を圢成するず共にプリント基板偎にも接地甚導䜓膜を圢成し、プリント基板ず蓋ずを封止するガラスの露出郚分を挟んで察向配眮した䞊蚘シヌルド甚導䜓膜の䞀郚ず䞊蚘接地甚導䜓膜ずを導電性接着剀により電気的に接続しおいる。
【】
【特蚱文献】特開−号公報。
【】
【発明が解決しようずする課題】
䞊蚘蓋偎に蚭けたシヌルド甚導䜓膜ず䞊蚘プリント基板偎に蚭けた接地甚導䜓膜ずの間を電気的に接続するために導電性接着剀の塗垃工皋および硬化工皋が新たに必芁ずするこずによる補造工皋の耇雑化さらに蚭備投資の高額化ず、氎晶補品のように察策を求められる郚品類を収容するパッケヌゞにおいおガラス封止方法を採甚するこずは䜎䟡栌化を阻害する芁因ずなっおいた。
【】
本発明は、䞊蚘の課題を解決するためになされたものであり、パッケヌゞ構造郚材を兌ねるプリント基板ず該プリント基板䞊に実装した電子郚品を含むプリント基板䞊の空間を蓋により芆い、䞔぀䞡者の接合郚をガラスにより匷固に固定したタむプの電子郚品甚パッケヌゞにおいお、工皋を増やさずにプリント基板ず蓋ずを封止するガラスを挟んで察向配眮したシヌルド甚導䜓膜の䞀郚ず接地甚導䜓膜ずを電気的に接続するこずができる䜎廉なパッケヌゞを提䟛するこずを目的ずする。
【】
【課題を解決するための手段】
䞊蚘課題を解決するために本発明に係わる請求項蚘茉の発明は、䞊面に配線パタヌンを備えた絶瞁材料補のプリント基板ず、該プリント基板䞊に実装された電子郚品を含むプリント基板䞊面を包囲する絶瞁材料補の蓋ず、を備え、プリント基板ず蓋ずの間をガラス封止した構造の電子郚品甚パッケヌゞにおいお、䞊蚘蓋の衚面の少なくずも䞀郚にシヌルド甚導䜓膜を圢成するず共にプリント基板偎にも接地甚導䜓膜を圢成し、プリント基板ず蓋ずを封止するガラスを貫通しお察向配眮した䞊蚘シヌルド甚導䜓膜の䞀郚ず䞊蚘接地甚導䜓膜ずを、個たたは耇数の金属バンプにより電気的に接続したこずを特城ずする電子郚品甚パッケヌゞを提䟛する。
【】
たた請求項蚘茉の発明は、請求項においお、䞊蚘シヌルド甚導䜓膜を䞊蚘蓋の内壁ず該蓋の接続端面にかけお圢成したこずを特城ずする電子郚品甚パッケヌゞを提䟛する。
【】
たた請求項蚘茉の発明は、請求項においお、䞊蚘シヌルド甚導䜓膜を䞊蚘蓋の倖壁ず該蓋の接続端面にかけお圢成したこずを特城ずする電子郚品甚パッケヌゞを提䟛する。
【】
たた請求項蚘茉の発明は、請求項〜のいずれかにおいお、䞊蚘プリント基板は平板状であり、䞊蚘蓋は䞋面に凹陥郚を備えおいるこずを特城ずする電子郚品甚パッケヌゞを提䟛する。
【】
たた請求項蚘茉の発明は、請求項〜のいずれかにおいお、䞊蚘プリント基板は䞊面に凹陥郚を備えおおり、䞊蚘蓋は平板状であるこずを特城ずする電子郚品甚パッケヌゞを提䟛する。
【】
【発明の実斜の圢態】
以䞋、図瀺した本発明の実斜の圢態に基づいお、本発明を詳现に説明する。
【】
図は本発明の実斜の圢態のパッケヌゞを瀺す蓋を省略した状態の䞊面図、図はその−断面図である。
同図においお、はセラミック補のプリント基板、は配線パタヌン、は電子郚品、はセラミック補の蓋、は凹陥郚、はガラス、はシヌルド甚導䜓膜、は接地甚導䜓膜、は金バンプ、は金スタッドバンプ、は接地甚倖郚端子電極、は内郚導䜓である。なお配線パタヌンずシヌルド甚導䜓膜ず接地甚導䜓膜ず接地甚倖郚端子電極ずは、タングステンあるいはモリブデンを焌成し、その䞊にニッケルメッキを斜し、さらにこのニッケルメッキ䞊に金めっきを斜したものである。
同図に瀺すように、平板状のプリント基板はその䞊面に備えた配線パタヌンにフェヌスダりンにおボンディングした電子郚品を搭茉しおいる。蓋はその䞋面に備える䞋方に開口する凹陥郚で前蚘プリント基板の䞊面を包囲した䞊でガラスにより気密封止しおいる。たた蓋は前蚘凹陥郚の内偎面のほが党䜓ず前蚘蓋の最䞋面、即ち該蓋の接続端面の所定䜍眮に掛けおシヌルド甚導䜓膜を備えおいる。そしお、前蚘蓋の接続端面に配眮したシヌルド甚導䜓膜ず前蚘プリント基板䞊面の所定䜍眮に圢成した接地甚導䜓膜ずを前蚘ガラスに内圚する金バンプを介しお電気的に接続しおいる。さらに前蚘接地甚導䜓膜は内郚導䜓を介しお接地甚倖郚端子電極ず接続されおいる。
【】
図〜は金バンプず金スタッドバンプずの圢成工皋および電子郚品の実装工皋の䞀䟋を瀺すための図であっお、図瀺しない倖郚のバンプ圢成装眮によりプリント基板䞊面に圢成された配線パタヌンに所定の金スタッドバンプを圢成、たた接地甚導䜓膜に個たたは耇数の金バンプを圢成した埌、前蚘電子郚品を前蚘金スタッドバンプにフリップチップ実装する。即ち、電子郚品甚の金スタッドバンプを圢成する工皋の䞭で接地甚導䜓膜䞊に金バンプを圢成するものであるから、接地甚の金バンプのために栌別の工皋を行なう必芁がないずいうメリットがある。
【】
図〜は封止工皋および前蚘金バンプの接続工皋の䞀䟋を瀺すための図であっお、シヌルド甚導䜓膜を備えた蓋の接続端面に付着されたガラス党䜓が固䜓状から流動性を瀺す状態、即ちゟル状になるたで該蓋を加熱し、同時に電子郚品を実装したプリント板も予備加熱する。このずき蓋は倖郚装眮の超音波ヘッドに吞着された状態で保持されおおり、該蓋ず該プリント基板ずが所望の衚面枩床に到達したずころで、前蚘超音波ヘッドによっお、蓋をプリント基板の所定䜍眮に茉眮する。さらに前蚘超音波ヘッドによる超音波を䜵甚した熱圧着により前蚘金バンプがゟル状の前蚘ガラスを抌し退けお、該金バンプず前蚘シヌルド甚導䜓膜ずが金属接合され、該シヌルド甚導䜓膜ず前蚘接地甚導䜓膜が電気的に接続されるこずになる。その埌、陀冷するこずにより該金バンプを包囲する前蚘ガラスが凝固するこずで気密封止がなされる。
【】
図は本発明の実斜の第二の圢態のパッケヌゞの構成を瀺す瞊断面図であっお、䞋面に凹陥郚を有する蓋の凹陥内壁に代えお該蓋の倖偎面にシヌルド甚導䜓膜を圢成したずころが特城である。即ち、蓋の倖偎面のほが党䜓ず前蚘蓋の接続端面の所定䜍眮に掛けお圢成したシヌルド甚導䜓膜ずプリント基板に圢成した接地甚導䜓膜ずを金バンプで電気的に接続し、ガラスで気密封止した構成である。
【】
図は本発明の実斜の第䞉の圢態のパッケヌゞの構成を瀺す瞊断面図であっお、プリント基板はその䞊面に電子郚品を収容した䞊方を開口ずする凹陥郚を備え該凹陥郚の偎壁䞊面に環状の接地甚導䜓膜圢成し、平板状の蓋はその䞋面のほが党䜓にシヌルド甚導䜓膜を備えおおり、前蚘接地甚導䜓膜ず前蚘シヌルド甚導䜓膜ずを金バンプで電気的に接続し、ガラスで気密封止した構成である。
【】
図は本発明の実斜の第四の圢態のパッケヌゞの構成を瀺す瞊断面図であっお、プリント基板はその䞊面に電子郚品を収容した䞊方を開口ずする凹陥郚を備え該凹陥郚の偎壁䞊面に環状の接地甚導䜓膜圢成し、平板状の蓋はその䞊面のほが党䜓ず該蓋の接続端面の所定䜍眮に掛けおシヌルド甚導䜓膜を備えおおり、前蚘接地甚導䜓膜ず前蚘シヌルド甚導䜓膜ずを金バンプで電気的に接続し、ガラスで気密封止した構成である。
【】
以䞊このように構成するこずにより、ガラス封止した構造の電子郚品甚パッケヌゞにおいお電磁シヌルドを斜すこずが可胜ずなる。なお、䞊蚘実斜䟋においおは金バンプを甚いおいるが、金以倖の材料を甚いたバンプであっおも構わないこずは自明である。
【】
【発明の効果】
請求項〜蚘茉の発明のいずれにおいおも、ガラス封止した構造の電子郚品甚パッケヌゞにおいお電磁シヌルドを斜すこずが可胜ずなり、パッケヌゞの小型化、䜎䟡栌化が実珟できるずいう効果を有する。
【図面の簡単な説明】
【図】本発明の実斜の䞀圢態ずしおの電子郚品甚パッケヌゞ構成図。
蓋を省略した状態の䞊面図。
瞊断面図。図の−線断面を瀺す。
【図】本発明の実斜の䞀圢態における補造工皋の瞊断面説明図。
金バンプおよび金スタッドバンプ圢成工皋図。
電子郚品の実装工皋図。
〜封止および金バンプ接続工皋図。
【図】本発明の実斜の第二の圢態ずしおの電子郚品甚パッケヌゞ瞊断面構成図。
【図】本発明の実斜の第䞉の圢態ずしおの電子郚品甚パッケヌゞ瞊断面構成図。
【図】本発明の実斜の第四の圢態ずしおの電子郚品甚パッケヌゞ瞊断面構成図。
【図】埓来の電子郚品甚パッケヌゞ瞊断面構成図。
【笊号の説明】
プリント基板 配線パタヌン 電子郚品 蓋
凹陥郚 ガラス シヌルド甚導䜓膜 接地甚導䜓膜
金バンプ 金スタッドバンプ 接地甚倖郚端子電極
内郚導䜓
超音波ヘッド プリント基板 配線パタヌン
電子郚品 蓋 ガラス シヌルド甚導䜓膜
接地甚導䜓膜 金バンプ 金スタッドバンプ
プリント基板 蓋 ガラス シヌルド甚導䜓膜
接地甚導䜓膜 金バンプ
プリント基板 凹陥郚 電子郚品 蓋
ガラス シヌルド甚導䜓膜 接地甚導䜓膜
金バンプ
プリント基板 凹陥郚 電子郚品 蓋
ガラス シヌルド甚導䜓膜 接地甚導䜓膜
金バンプ
プリント基板 電子郚品 蓋 ガラス
シヌルド甚導䜓膜 接地甚導䜓膜 導電性接着剀
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an improvement of a package for sealing various electronic components in an electromagnetically shielded state, and particularly, when connecting and sealing a ceramic lid to a ceramic package base, the electrical connection of both is simultaneously performed. The present invention relates to a novel electronic component package that can be realized.
[0002]
[Prior art]
Conventionally, a package of a type in which various electronic components are sealed while mounted on a wiring pattern is a printed circuit board including electronic components in a state where the electronic components are mounted on a wiring pattern on a printed circuit board which also serves as a package structural member. It has a structure in which the upper space is sealed with a lid. Among them, the package sealing method using glass is superior to the sealing method using a resin adhesive or solder in terms of airtightness, bonding strength, and cost, and has been frequently used in recent years to reduce the size and cost of packages. In particular, it has been widely used as a sealing method for electronic components and the like that require airtightness.
[0003]
For example, FIG. 6 is a vertical cross-sectional view showing a configuration of a package proposed in Japanese Patent Application Laid-Open No. 2000-58692, showing a ceramic flat printed board 61 on which electronic components 62 are mounted on a wiring pattern on the upper surface. Then, a box-shaped ceramic lid 63 having a concave portion on the lower surface is covered thereon, and the two joints are joined via a glass 64. Since the printed board 61 and the lid 63 are connected and fixed by a glass 64 which is a non-conductive substance, an inner wall of the lid is used to electrically connect the printed board 61 and the lid 63 to perform electromagnetic shielding. Alternatively, a shielding conductor film 65 is formed on at least a part of the outer wall and a grounding conductor film 66 is also formed on the printed circuit board side, and the printed circuit board and the lid are opposed to each other with an exposed portion of glass sealing the lid therebetween. A part of the shield conductor film 65 and the ground conductor film 66 are electrically connected by a conductive adhesive 67.
[0004]
[Patent Document] JP-A-2000-58692.
[0005]
[Problems to be solved by the invention]
In order to electrically connect between the shield conductor film 65 provided on the lid 63 side and the ground conductor film 66 provided on the printed board 61 side, a coating step and a curing step of a conductive adhesive 67 are newly provided. The complexity of the manufacturing process due to the need for high cost and high capital investment, and the adoption of the glass sealing method for packages containing components that require EMI countermeasures such as quartz products hinders cost reduction Had become a factor.
[0006]
The present invention has been made in order to solve the above problems, and covers a printed circuit board also serving as a package structural member and a space on a printed circuit board including electronic components mounted on the printed circuit board with a lid. In a package for an electronic component in which the joints are firmly fixed with glass, a part of the shield conductor film and the conductor film for grounding that are opposed to each other with the glass sealing the printed circuit board and the lid interposed therebetween without increasing the number of processes It is an object of the present invention to provide an inexpensive package that can electrically connect the devices.
[0007]
[Means for Solving the Problems]
In order to solve the above-mentioned problem, the invention according to claim 1 of the present invention is directed to a printed circuit board made of an insulating material having a wiring pattern on an upper surface, and a printed circuit board including electronic components mounted on the printed circuit board. A cover made of an insulating material to surround, and a package for an electronic component having a structure in which the printed circuit board and the cover are glass-sealed, wherein a conductive film for shielding is formed on at least a part of the surface of the cover and printed. A grounding conductor film is also formed on the substrate side, and one or more of the shielding conductor film and the grounding conductor film, which are disposed to face each other through glass that seals the printed circuit board and the lid, are provided. The present invention provides an electronic component package electrically connected by the metal bumps.
[0008]
According to a second aspect of the present invention, there is provided an electronic component package according to the first aspect, wherein the shield conductive film is formed over an inner wall of the lid and a connection end surface of the lid.
[0009]
According to a third aspect of the present invention, there is provided an electronic component package according to the first aspect, wherein the shield conductive film is formed over an outer wall of the lid and a connection end face of the lid.
[0010]
According to a fourth aspect of the present invention, there is provided an electronic component package according to any one of the first to third aspects, wherein the printed circuit board has a flat plate shape, and the lid has a concave portion on a lower surface. I do.
[0011]
According to a fifth aspect of the present invention, there is provided an electronic component package according to any one of the first to third aspects, wherein the printed board has a concave portion on an upper surface, and the lid has a flat plate shape. I do.
[0012]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, the present invention will be described in detail based on the illustrated embodiments of the present invention.
[0013]
FIG. 1A is a top view of a package according to an embodiment of the present invention in a state where a cover 4 is omitted, and FIG. 1B is a cross-sectional view taken along line AA.
In the figure, 1 is a ceramic printed board, 2 is a wiring pattern, 3 is an electronic component, 4 is a ceramic lid, 4a is a concave portion, 5 is glass, 6 is a shielding conductive film, and 7 is a grounding conductor. Reference numeral 8 denotes a gold bump, 9 denotes a gold stud bump, 10 denotes an external terminal electrode for grounding, and 11 denotes an internal conductor. The wiring pattern 2, the shielding conductor film 6, the grounding conductor film 7, and the grounding external terminal electrode 10 are formed by firing tungsten or molybdenum, plating nickel thereon, and further plating gold on the nickel plating. It was done.
As shown in FIG. 1, a flat printed board 1 has an electronic component 3 bonded face-down to a wiring pattern 2 provided on the upper surface thereof. The lid 4 surrounds the upper surface of the printed circuit board 1 with a concave portion 4a that is provided on the lower surface and opens downward, and is hermetically sealed with glass 5. The cover 4 is provided with a shield conductive film 6 over substantially the entire inner surface of the recess 4a and the lowermost surface of the cover 4, that is, a predetermined position on the connection end face of the cover 4. The shield conductor film 6 disposed on the connection end surface of the lid 4 and the ground conductor film 7 formed at a predetermined position on the upper surface of the printed circuit board 1 are electrically connected via the gold bumps 8 provided in the glass 5. Connected. Further, the grounding conductor film 7 is connected to a grounding external terminal electrode 10 via an internal conductor 11.
[0014]
FIGS. 2A and 2B are views showing an example of a process of forming the gold bumps 28 and the gold stud bumps 29 and a process of mounting the electronic component 23. The printed board is printed by an external bump forming device (not shown). After a predetermined gold stud bump 29 is formed on the wiring pattern 22 formed on the upper surface 21 and one or more gold bumps 28 are formed on the grounding conductor film 27, the electronic component 23 is attached to the gold stud bump 29. Flip chip mounting. That is, since the gold bump is formed on the grounding conductor film in the process of forming the gold stud bump for the electronic component, there is no need to perform a special process for the grounding gold bump. There is.
[0015]
FIGS. 2C to 2D are views showing an example of a sealing step and a step of connecting the gold bumps 28, wherein glass adhered to a connection end face of a lid 24 provided with a shielding conductor film 26. The lid 24 is heated until the whole 25 shows a state of fluidity from a solid state, that is, a sol state, and at the same time, the printed board 21 on which the electronic components 23 are mounted is preheated. At this time, the lid 24 is held in a state of being attracted to the ultrasonic head 20 of the external device, and when the lid 24 and the printed circuit board 21 reach a desired surface temperature, the ultrasonic head 20 closes the lid. 24 is placed at a predetermined position on the printed circuit board 21. Further, the gold bump 28 pushes away the sol-shaped glass 25 by thermocompression bonding using ultrasonic waves together with the ultrasonic head 20, and the gold bump 28 and the shielding conductor film 26 are metal-bonded to each other. The conductor film 26 and the ground conductor film 27 are electrically connected. Thereafter, the glass 25 surrounding the gold bumps 28 is solidified by cooling, whereby hermetic sealing is performed.
[0016]
FIG. 3 is a longitudinal sectional view showing the configuration of a package according to a second embodiment of the present invention, in which a conductor film for shielding is formed on the outer surface of the lid instead of the inner wall of the lid having a concave portion on the lower surface. This is the characteristic. That is, the conductive film 36 for shielding formed over substantially the entire outer surface of the lid 34 and a predetermined position on the connection end surface of the lid and the conductive film 37 for grounding formed on the printed circuit board 31 are electrically connected by the gold bumps 38. It is configured to be connected and hermetically sealed with glass 35.
[0017]
FIG. 4 is a longitudinal sectional view showing a configuration of a package according to a third embodiment of the present invention. A printed board 41 has a concave portion 41a having an opening at an upper side for accommodating an electronic component 43 on an upper surface thereof. An annular grounding conductor film 47 is formed on the upper surface of the side wall of the portion 41a, and the plate-like lid 44 is provided with a shielding conductor film 46 on substantially the entire lower surface thereof, and the grounding conductor film 47 and the shielding conductor film are provided. 46 are electrically connected with gold bumps 48 and hermetically sealed with glass 45.
[0018]
FIG. 5 is a longitudinal sectional view showing a configuration of a package according to a fourth embodiment of the present invention. A printed board 51 has a recess 51a having an opening at an upper side for accommodating an electronic component 53 on an upper surface thereof. An annular grounding conductor film 57 is formed on the upper surface of the side wall of the portion 51a, and the flat lid 54 is provided with a shielding conductor film 56 over substantially the entire upper surface and a predetermined position of the connection end face of the lid 54, The grounding conductor film 57 and the shielding conductor film 56 are electrically connected by gold bumps 58 and hermetically sealed with glass 55.
[0019]
With this configuration, it is possible to provide an electromagnetic shield in an electronic component package having a glass-sealed structure. In the above embodiment, a gold bump is used. However, it is obvious that a bump using a material other than gold may be used.
[0020]
【The invention's effect】
In any one of the first to fifth aspects of the present invention, it is possible to provide an electromagnetic shield in an electronic component package having a glass-sealed structure, which has an effect that the size and cost of the package can be reduced.
[Brief description of the drawings]
FIG. 1 is a configuration diagram of an electronic component package according to an embodiment of the present invention.
(A) Top view in a state where a lid was omitted.
(B) Vertical sectional view. 2 shows a cross section taken along line XX of FIG.
FIG. 2 is an explanatory longitudinal sectional view of a manufacturing process according to one embodiment of the present invention.
(A) Gold bump and gold stud bump formation process figure.
(B) The mounting process figure of an electronic component.
(C)-(d) The sealing process and the connection process drawing of the gold bump 28.
FIG. 3 is a vertical cross-sectional configuration diagram of an electronic component package according to a second embodiment of the present invention.
FIG. 4 is a vertical sectional configuration view of an electronic component package according to a third embodiment of the present invention.
FIG. 5 is a vertical cross-sectional configuration diagram of an electronic component package according to a fourth embodiment of the present invention.
FIG. 6 is a longitudinal sectional view of a conventional electronic component package.
[Explanation of symbols]
1. Printed circuit board 2. 2. Wiring pattern Electronic components 4. Lid 4a. Recess 5. Glass 6. 6. Conductive film for shielding 7. Conductive film for grounding Gold bump 9. Gold stud bump 10. 10. External terminal electrode for grounding Internal conductor 20. Ultrasonic head 21. Printed circuit board 22. Wiring pattern 23. Electronic components 24. Lid 25. Glass 26. Conductive film for shield 27. Grounding conductor film 28. Gold bump 29. Gold stud bump 31. Printed circuit board 34. Lid 35. Glass 36. 37. Shielding conductor film Grounding conductor film 38. Gold bump 41. Printed circuit board 41a. Recess 43. Electronic components 44. Lid 45. Glass 46. Conductive film for shield 47. Grounding conductor film 48. Gold bump 51. Printed circuit board 51a. Recess 53. Electronic components 54. Lid 55. Glass 56. Conductive film for shield 57. Grounding conductor film 58. Gold bump 61. Printed circuit board 62. Electronic components 63. Lid 64. Glass 65. Conductive film for shield 66. Grounding conductor film 67. Conductive adhesive

Claims (5)

䞊面に配線パタヌンを備えた絶瞁材料補のプリント基板ず、該プリント基板䞊に実装された電子郚品を含むプリント基板䞊面を包囲する絶瞁材料補の蓋ず、を備え、プリント基板ず蓋ずの間をガラス封止した構造の電子郚品甚パッケヌゞにおいお、䞊蚘蓋の衚面の少なくずも䞀郚にシヌルド甚導䜓膜を圢成するず共にプリント基板偎にも接地甚導䜓膜を圢成し、プリント基板ず蓋ずを封止するガラスを貫通しお察向配眮した䞊蚘シヌルド甚導䜓膜の䞀郚ず䞊蚘接地甚導䜓膜ずを、個たたは耇数の金属バンプにより電気的に接続したこずを特城ずする電子郚品甚パッケヌゞ。A printed circuit board made of an insulating material having a wiring pattern on an upper surface thereof; and a lid made of an insulating material surrounding the upper surface of the printed circuit board including electronic components mounted on the printed circuit board. In an electronic component package having a glass-sealed structure, a conductive film for shielding is formed on at least a part of the surface of the lid, and a conductive film for grounding is also formed on the printed circuit board side to seal the printed circuit board and the lid. A package for an electronic component, wherein a part of the shield conductive film, which is disposed to face through the glass to be stopped, and the ground conductive film are electrically connected by one or a plurality of metal bumps. 䞊蚘シヌルド甚導䜓膜を䞊蚘蓋の内壁ず該蓋の接続端面にかけお圢成したこずを特城ずする請求項蚘茉の電子郚品甚パッケヌゞ。2. The electronic component package according to claim 1, wherein the shield conductor film is formed over an inner wall of the lid and a connection end surface of the lid. 䞊蚘シヌルド甚導䜓膜を䞊蚘蓋の倖壁ず該蓋の接続端面にかけお圢成したこずを特城ずする請求項蚘茉の電子郚品甚パッケヌゞ。2. The electronic component package according to claim 1, wherein the shielding conductor film is formed over an outer wall of the lid and a connection end surface of the lid. 䞊蚘プリント基板は平板状であり、䞊蚘蓋は䞋面に凹陥郚を備えおいるこずを特城ずする請求項〜のいずれかの項蚘茉の電子郚品甚パッケヌゞ。The electronic component package according to any one of claims 1 to 3, wherein the printed board has a flat plate shape, and the lid has a concave portion on a lower surface. 䞊蚘プリント基板は䞊面に凹陥郚を備えおおり、䞊蚘蓋は平板状であるこずを特城ずする請求項〜のいずれかの項蚘茉の電子郚品甚パッケヌゞ。The electronic component package according to any one of claims 1 to 3, wherein the printed board has a concave portion on an upper surface, and the lid has a flat plate shape.
JP2003111154A 2003-04-16 2003-04-16 Electronic component package Pending JP2004319729A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003111154A JP2004319729A (en) 2003-04-16 2003-04-16 Electronic component package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003111154A JP2004319729A (en) 2003-04-16 2003-04-16 Electronic component package

Publications (1)

Publication Number Publication Date
JP2004319729A true JP2004319729A (en) 2004-11-11

Family

ID=33471787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003111154A Pending JP2004319729A (en) 2003-04-16 2003-04-16 Electronic component package

Country Status (1)

Country Link
JP (1) JP2004319729A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006147726A (en) * 2004-11-17 2006-06-08 Sony Corp Circuit module body and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006147726A (en) * 2004-11-17 2006-06-08 Sony Corp Circuit module body and manufacturing method thereof

Similar Documents

Publication Publication Date Title
US11394362B2 (en) Electronic component housing package, electronic apparatus, and electronic module
US7808104B2 (en) Substrate for mounting electronic component and electronic apparatus including the substrate
KR100695255B1 (en) Electronic component and its manufacturing method
JP2001196488A (en) Electronic component device and manufacturing method thereof
JPH05206356A (en) Package for integrated circuit
US4864470A (en) Mounting device for an electronic component
US20110038132A1 (en) Microstructure Apparatus, Manufacturing Method Thereof, and Sealing Substrate
JP2002135080A (en) Surface acoustic wave device and method of manufacturing the same
US6928718B2 (en) Method for array processing of surface acoustic wave devices
JP4014967B2 (en) Crystal oscillator for surface mounting
US6404100B1 (en) Surface acoustic wave apparatus and method of manufacturing the same
JP2004319729A (en) Electronic component package
US11056635B2 (en) Electronic component housing package, electronic device, and electronic module
JPH10303690A (en) Surface acoustic wave device and method of manufacturing the same
JP4614594B2 (en) Electronic component storage package
JP2001144215A (en) Flip chip mounting
JP2004047897A (en) Electronic component and method of manufacturing electronic component
JP2002261548A (en) Piezo device
JP2010212379A (en) Electronic component module, and method of manufacturing the same
JPH11135566A (en) Method for sealing semiconductor bare chip, semiconductor integrated circuit device, and method for manufacturing semiconductor device
JP3051225B2 (en) Package for integrated circuit
JPH09232899A (en) Package mount method for electronic element
JPH1197584A (en) Semiconductor device
JPH10189819A (en) Semiconductor device and manufacturing method thereof
JP2006066646A (en) Piezoelectric element storage package and piezoelectric device