[go: up one dir, main page]

JP2009500871A - 歪み超格子とその上の応力層とを含む半導体デバイス、及びその製造方法 - Google Patents

歪み超格子とその上の応力層とを含む半導体デバイス、及びその製造方法 Download PDF

Info

Publication number
JP2009500871A
JP2009500871A JP2008521586A JP2008521586A JP2009500871A JP 2009500871 A JP2009500871 A JP 2009500871A JP 2008521586 A JP2008521586 A JP 2008521586A JP 2008521586 A JP2008521586 A JP 2008521586A JP 2009500871 A JP2009500871 A JP 2009500871A
Authority
JP
Japan
Prior art keywords
layer
semiconductor
superlattice
strained
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008521586A
Other languages
English (en)
Japanese (ja)
Inventor
メアーズ,ロバート,ジェイ
クレプス,スコット,エイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atomera Inc
Original Assignee
Mears Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/457,293 external-priority patent/US20070020860A1/en
Priority claimed from US11/457,286 external-priority patent/US7598515B2/en
Application filed by Mears Technologies Inc filed Critical Mears Technologies Inc
Publication of JP2009500871A publication Critical patent/JP2009500871A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/81Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation
    • H10D62/815Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW]
    • H10D62/8161Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices
    • H10D62/8162Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices having quantum effects only in the vertical direction, i.e. layered structures having quantum effects solely resulting from vertical potential variation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/751Insulated-gate field-effect transistors [IGFET] having composition variations in the channel regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/791Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/798Arrangements for exerting mechanical stress on the crystal lattice of the channel regions being provided in or under the channel regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167Manufacturing their channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
JP2008521586A 2005-07-15 2006-07-14 歪み超格子とその上の応力層とを含む半導体デバイス、及びその製造方法 Pending JP2009500871A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US69994905P 2005-07-15 2005-07-15
US11/457,293 US20070020860A1 (en) 2003-06-26 2006-07-13 Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
US11/457,286 US7598515B2 (en) 2003-06-26 2006-07-13 Semiconductor device including a strained superlattice and overlying stress layer and related methods
PCT/US2006/027120 WO2007011628A1 (fr) 2005-07-15 2006-07-14 Dispositif à semi-conducteur comprenant une couche à hétérostructure contrainte sous une couche de contrainte et procédés associés

Publications (1)

Publication Number Publication Date
JP2009500871A true JP2009500871A (ja) 2009-01-08

Family

ID=37057155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008521586A Pending JP2009500871A (ja) 2005-07-15 2006-07-14 歪み超格子とその上の応力層とを含む半導体デバイス、及びその製造方法

Country Status (6)

Country Link
EP (1) EP1905091A1 (fr)
JP (1) JP2009500871A (fr)
AU (1) AU2006270324A1 (fr)
CA (1) CA2612123A1 (fr)
TW (1) TW200742058A (fr)
WO (1) WO2007011628A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003060076A (ja) * 2001-08-21 2003-02-28 Nec Corp 半導体装置及びその製造方法
WO2005013371A2 (fr) * 2003-06-26 2005-02-10 Rj Mears, Llc Dispositif a semi-conducteur comprenant un super-reseau a modification de bande d'energie
JP2005057301A (ja) * 2000-12-08 2005-03-03 Renesas Technology Corp 半導体装置及びその製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573172B1 (en) * 2002-09-16 2003-06-03 Advanced Micro Devices, Inc. Methods for improving carrier mobility of PMOS and NMOS devices
WO2005018005A1 (fr) * 2003-06-26 2005-02-24 Rj Mears, Llc Dispositif a semi-conducteur comprenant un transistor mosfet pourvu d'un super-reseau concu sous forme de bande

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005057301A (ja) * 2000-12-08 2005-03-03 Renesas Technology Corp 半導体装置及びその製造方法
JP2003060076A (ja) * 2001-08-21 2003-02-28 Nec Corp 半導体装置及びその製造方法
WO2005013371A2 (fr) * 2003-06-26 2005-02-10 Rj Mears, Llc Dispositif a semi-conducteur comprenant un super-reseau a modification de bande d'energie

Also Published As

Publication number Publication date
EP1905091A1 (fr) 2008-04-02
TW200742058A (en) 2007-11-01
CA2612123A1 (fr) 2007-01-25
WO2007011628A1 (fr) 2007-01-25
AU2006270324A1 (en) 2007-01-25

Similar Documents

Publication Publication Date Title
US7531828B2 (en) Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
US7612366B2 (en) Semiconductor device including a strained superlattice layer above a stress layer
US7598515B2 (en) Semiconductor device including a strained superlattice and overlying stress layer and related methods
US9722046B2 (en) Semiconductor device including a superlattice and replacement metal gate structure and related methods
US20070020833A1 (en) Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
US20070012910A1 (en) Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
US20070020860A1 (en) Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
US20070015344A1 (en) Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
US20070010040A1 (en) Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer
TWI852792B (zh) 含提供金屬功函數調諧之超晶格之半導體元件及相關方法
JP2008538052A (ja) 半導体接合を画定するドーピングされた領域を有する超格子及び隣接する半導体層を有する半導体素子
US20060289049A1 (en) Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
JP2008535265A (ja) 半導体接合を画定する領域を有する超格子を有する半導体素子
JP2009510727A (ja) 表側の歪んでいる超格子層、裏側の応力層を有する半導体装置及び関連する方法
JP2009500874A (ja) 非半導体モノレイヤーを有するチャネルを含む半導体デバイス、及びその製造方法
CN101258604A (zh) 至少一对间隔的应力区之间包括应变超晶格的半导体器件以及相关方法
JP2008544581A (ja) 絶縁体上半導体(soi)構造を有し且つ薄い半導体層上の超格子を含む半導体デバイス、及びその製造方法
JP2009500873A (ja) 少なくとも一対の空間的に隔てられた応力領域間に歪み超格子を含む半導体デバイス、及びその製造方法
JP2009510726A (ja) 超格子領域を含む電界効果半導体デバイス
JP2009500871A (ja) 歪み超格子とその上の応力層とを含む半導体デバイス、及びその製造方法
JP2009500870A (ja) 応力層上に歪み超格子層を含む半導体デバイス、及びその製造方法
CN114258594A (zh) 具有包括超晶格的超突变结区域的半导体器件及相关方法

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110929

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111004

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120306