[go: up one dir, main page]

JP4573472B2 - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device Download PDF

Info

Publication number
JP4573472B2
JP4573472B2 JP2001196981A JP2001196981A JP4573472B2 JP 4573472 B2 JP4573472 B2 JP 4573472B2 JP 2001196981 A JP2001196981 A JP 2001196981A JP 2001196981 A JP2001196981 A JP 2001196981A JP 4573472 B2 JP4573472 B2 JP 4573472B2
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
pellet
circuit device
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001196981A
Other languages
Japanese (ja)
Other versions
JP2003017629A (en
Inventor
昌巳 茂木
伸一 豊岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP2001196981A priority Critical patent/JP4573472B2/en
Publication of JP2003017629A publication Critical patent/JP2003017629A/en
Application granted granted Critical
Publication of JP4573472B2 publication Critical patent/JP4573472B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、混成集積回路装置であり、特にケース材を不要とし且つ熱硬化前の粉末樹脂が一体化され表面に補強用シートが設けられたペレットを溶融硬化して混成集積回路基板の実質全域を封止した樹脂封止体を有する混成集積回路装置に関するものである。
【0002】
【従来の技術】
まず一般に図4に示す様な混成集積回路装置があり、これは例えば特公昭61−55247号が詳しい。
【0003】
つまり混成集積回路装置は、金属基板1と、この表面に絶縁材料2が被覆され、この上に接着されたCuよりなる導電パターン3、4と、この導電パターン3、4にヒートシンクHSを介して電気的に接続された半導体素子等の回路素子5と、導電パターン4に半田で固着されたチップ部品14と、導電パターンの一部であるパッド3と半田を介して固着された外部リード6と、前記回路素子5を電気的に接続する金属細線7およびこれらをモールドする樹脂8とを有している。
【0004】
つまり放熱性が考慮されて基板1の裏面が露出されているものである。
【0005】
封止構造として色々あるが、第1の封止構造は、まず図4に示すように回路素子3、4および外部リード6が取り付けられた金属基板を用意し、図5に示すケース材9を貼り付け、ケース材9と金属基板1で成る空間に樹脂8を塗布することで実現されていた。
【0006】
第1の封止構造は、ケース材9を貼り合わせ、樹脂8を注入できる空間を用意しなければ成らず、作業性が悪く、価格も高価になり、更にはパッケージサイズが大きくなり、樹脂封止体を介した放熱性が悪いという問題もあった。
【0007】
また第2の封止構造は、図4に示す混成集積回路基板を用意し、これを金型にセットし、金属基板1と金型で成る空間に樹脂を注入して形成していた。
【0008】
第2の封止構造は、混成集積回路基板の形状やリード形状により金型を色々用意しなければならず、しかも薄型が難しい問題があった。
【0009】
更に第3の封止構造は、図4の金属基板1上に直接樹脂を塗布するか、または液状の樹脂の中にディップして封止していた。
【0010】
第3の封止構造は、第1、第2の封止構造と比べ、手間もかからず価格的にも下げられるが、金属基板1上に実装された回路素子の高低で、樹脂表面に凸凹が形成され、機種名の印刷性が悪い問題があった。また吸引機構の自動機でプリント基板等に実装する場合、樹脂表面の凹凸で混成集積回路装置が吸引できない問題があった。
【0011】
上述した各封止構造の問題点に鑑みて、本発明者は熱硬化前の粉末樹脂が一体化され表面に補強用シートが設けられたペレットを溶融硬化して混成集積回路基板の実質全域を封止した樹脂封止体を用いることを提案した。
【0012】
具体的には、まず図4の如き混成集積回路基板1を用意する。
【0013】
次に、図7のようにペレット21を混成集積回路基板1の上に配置する。ここでペレット21は、補強用シート22の上に熱硬化前の粉末状の樹脂23が一体化されて形成されたものである。
【0014】
補強用シート22は、樹脂23が熱硬化後もフラット性を保持する必要があり、エポキシ含浸のガラス繊維等が好ましい。また薄いガラス基板等でも良い。
【0015】
この状態で、例えばヒーターの上に載置し、150度程度にして樹脂23を溶融し、その後熱硬化させる。
【0016】
この完成図が、図6である。前述した溶融樹脂は、自分自身の自重や補強シートの自重により沈み込み、同時に補強シートの端部T1、T2から混成集積回路基板1の周端まで流れ出て、ダレ部24、25を形成する。
【0017】
ペレット21が溶融すると、樹脂は、混成集積回路基板1の全面を覆うように軟化流動する。しかも表面には、補強用シート22があるため、平坦性を維持しながら硬化できる。従って製造工程が簡略化でき、コストの低価格化が実現できると共に、印刷性や吸引性も維持できる。また樹脂封止体23の厚みを半分以下にすることもできる。
【0018】
【発明が解決しようとする課題】
上述した熱硬化前の粉末樹脂が一体化され表面に補強用シート22が設けられたペレット21を溶融硬化して混成集積回路基板1の実質全域を封止した樹脂封止体20を用いると、従来の第1の封止構造に用いたケース材9も不要となり、第2の封止構造に用いた金型も不要となり、第3の封止構造に用いた表面が凹凸の塗布またはディップされた封止樹脂も無くなり、従来の各封止構造の課題は解決される。
【0019】
しかし、図6に示すように外部リード6を設けた辺で基板1の端面にペレット21から溶融した封止樹脂体20が流れ出す不良が発生する。この理由はペレット21から溶融した封止樹脂体20は図8に示すように、その表面張力の働きで丸く広がろうとする働きが起こり、同時にL型外部リード6の樹脂吸い上がりの影響も働くために外部リード6を設けた辺で封止樹脂体20が流動し易くなるためである。
【0020】
【課題を解決するための手段】
本発明は、前述の課題に鑑みて成され、表面に導電パターンが設けられた混成集積回路基板と、前記導電パターンと電気的に接続された回路素子と、熱硬化前の粉末樹脂が一体化され表面に補強用シートが設けられたペレットを溶融硬化して前記混成集積回路基板の実質全域を封止した樹脂封止体とを有する混成集積回路装置であって、
前記ペレットは少なくとも一辺が前記混成集積回路基板の内側に切り欠いた形状を有し、前記ペレットから溶融した樹脂封止体が前記前記混成集積回路基板の端面に流出することを防止することで解決するものである。
【0021】
本発明ではペレットの一辺が混成集積回路基板の内側に切り欠いた形状を持たせることで、溶融した封止樹脂体の表面張力を利用してその辺での流動性を制御して封止樹脂体の基板端面への流出を防止した混成集積回路装置を実現するものである。
【0022】
【発明の実施の形態】
以下に本発明の実施の形態に於いて、その概略を図1を参照しながら説明する。
なお図6に示す従来の混成集積回路装置と共通の構成要素は同一符号を付した。
【0023】
まず例えばプレスにより打ち抜かれた金属の混成集積回路基板1がある。この混成集積回路基板1は、Al、CuやFe等が考えられる。
【0024】
ここで混成集積回路基板として金属基板を用いた理由は、樹脂硬化の際に樹脂の流れを打ち抜きバリ(突起部13)で止めるためである。しかしこの流れが少ないものであれば、金属基板に限らずセラミック基板、プリント基板等も活用できる。
【0025】
この混成集積回路基板1は、紙面に対して下側からプレスで上に打ち抜かれており、混成集積回路基板1底面の周辺にある角部11は、アールを有している。
また混成集積回路基板1上面の周辺にある角部12は、実質全周辺に渡り突起部13が設けられ、混成集積回路基板1の側面には、下側にせん断面、上側には破断面が全周に渡り設けられている。
【0026】
この混成集積回路基板1としてAlを採用した場合、その表面は、陽極酸化により酸化物が形成されてもよい。
【0027】
また混成集積回路基板1は、導電性を有するため、この上に設けられる導電パターン3、4との短絡を考慮し全面に絶縁性樹脂2が被着されている。
【0028】
また導電パターン3、4は、例えばCuより成り、配線、ランド、ボンディング用のパッド、外部リード用の固着パッド等として設けられ、導電ランドにはベアの半導体ICやトランジスタ等のチップ(半導体素子)が必要に応じてヒートシンクHSを介して設けられる。また配線間はチップコンデンサ、チップ抵抗および印刷抵抗等のチップ部品14が設けられる。これらは、全てを総称して回路素子と呼ぶ。
【0029】
この回路素子が半田や銀ペースト等を介して電気的に固着され、あるいは印刷抵抗がスクリーン印刷等で形成されている。また中には、前記半導体チップと配線を電気的に接続するため、チップ上の電極とボンディング用パッドとの間には金属細線7が電気的に接続され、外部リード用の固着パッド3には半田を介してL型外部リード6が電気的に接続されている。
【0030】
またこれらCuのパターンは、絶縁性のフレキシブルシートに貼り合わされ、このフレキシブルシートが混成集積回路基板に貼り合わされても良い。
【0031】
そして、混成集積回路基板1およびこの上に実装された回路素子を封止するために、本発明のポイントとなるペレット21から溶融した封止樹脂体20が設けられている。
【0032】
図2に示すように、ペレット21の形状を外部リード6を設ける一辺が混成集積回路基板の内側に切り欠いた形状を持たせることに特徴を有する。切り欠いた形状は辺の中央で0.5〜3mmほど曲線状に窪ませて、溶融樹脂の表面張力を利用して辺中央での流動性を弱めている。
【0033】
すなわち、図2のようにペレット21を混成集積回路基板1の上に切り欠いた形状が外部リード6に対応するように配置する。ここでペレット21は、補強用シート22の上に熱硬化前の粉末状のエポキシ樹脂23(図7参照)が一体化されて形成されたものである。
【0034】
補強用シート22は、樹脂23が熱硬化後もフラット性を保持する必要があり、エポキシ含浸のガラス繊維等が好ましい。また薄いガラス基板等でも良い。
【0035】
この状態で、例えばヒーターの上に載置し、150度程度にして樹脂23を溶融し、その後熱硬化させる。
【0036】
前述した溶融樹脂は、自分自身の自重や補強シートの自重により沈み込み、同時に補強シートの端部T1、T2から混成集積回路基板1の周端まで流れ出て、ダレ部24、25を形成する。
【0037】
ペレット21が溶融すると、樹脂は、混成集積回路基板1の全面を覆うように軟化流動する。しかも表面には、補強用シート22があるため、平坦性を維持しながら硬化できる。しかし、切り欠いた形状の外部リード6を設けた辺では丸く広がろうとする表面張力が弱められて辺全体が非常にフラットな流動性を実現する。従って、外部リード6を設けた辺でも基板1の周端で突起部13の効果と相乗して基板端面まで流出することを防止する。
【0038】
図3には、ペレット21の種々の形状を示す。図3(A)(B)は2辺に切り欠いた形状を設け、図3(C)は3辺に、図3(D)は4辺に切り欠いた形状を設けたものである。これは基板1に回路素子を組み込む場合その密度が異なり、密度の高い辺では溶融樹脂の流動性が大きくなるので辺毎に図3に示す形状のペレット21を選択すると良い。
【0039】
以上の説明では、基板1として金属基板で説明したが、セラミック基板、ガラス基板、プリント基板およびフレキシブル基板等でも良い。
【0040】
本混成集積回路装置は、例えば基板1の裏面を露出する放熱性を要求されるものに最適である。
【0041】
【発明の効果】
本発明に依れば、熱硬化前の粉末樹脂が一体化され表面に補強用シートが設けられたペレットを溶融硬化して混成集積回路基板の実質全域を封止した樹脂封止体を用い、ペレットの少なくとも外部リードを設けた辺に切り欠いた形状を設けるだけでペレットの溶融樹脂の流動性を制御できる利点を有する。この結果、極めて安価な封止構造が実現できた。
【0042】
また、本発明では補強シートがフラット性を有するため、印刷性が向上し、機種名等を載せることができる。しかもフラット性を有することから、補強シートに自動機の吸引部を当てて、吸引が可能となり、例えばプリント基板等に自動実装が可能となる。
【0043】
以上、パッケージの厚みを従来の半分以下にでき、樹脂封止体から外部雰囲気への放熱性が高められ、半導体チップ自身の電流容量を高めることができ、同時に、その表面のラベル印刷性も向上させることができた。
【図面の簡単な説明】
【図1】本発明の混成集積回路装置の断面図である。
【図2】本発明の混成集積回路装置の平面図である。
【図3】本発明に用いるペレットの形状を説明する平面図である。
【図4】従来の一般的な混成集積回路装置を説明する断面図である。
【図5】従来の混成集積回路装置の封止構造を説明する断面図である。
【図6】従来の一般的な混成集積回路装置を説明する断面図である。
【図7】図6の溶融前の図である。
【図8】ペレットの溶融樹脂の広がりを説明する平面図である。
【符号の説明】
1 混成集積回路基板
6 外部リード
13 突起部
20 封止樹脂体
21 ペレット
22 補強用シート
[0001]
BACKGROUND OF THE INVENTION
The present invention is a hybrid integrated circuit device, and in particular, substantially does not require a case material, melts and cures a pellet in which powder resin before heat curing is integrated and a reinforcing sheet is provided on the surface, thereby substantially covering the entire area of the hybrid integrated circuit substrate. The present invention relates to a hybrid integrated circuit device having a resin sealing body in which is sealed.
[0002]
[Prior art]
First, there is generally a hybrid integrated circuit device as shown in FIG. 4, for example, Japanese Patent Publication No. 61-55247.
[0003]
In other words, the hybrid integrated circuit device has a metal substrate 1, an insulating material 2 coated on the surface thereof, and conductive patterns 3 and 4 made of Cu adhered thereto, and the conductive patterns 3 and 4 are connected to the conductive patterns 3 and 4 via a heat sink HS. A circuit element 5 such as an electrically connected semiconductor element, a chip component 14 fixed to the conductive pattern 4 by solder, an external lead 6 fixed to the pad 3 which is a part of the conductive pattern via solder, and And a metal thin wire 7 for electrically connecting the circuit elements 5 and a resin 8 for molding them.
[0004]
That is, the back surface of the substrate 1 is exposed in consideration of heat dissipation.
[0005]
There are various sealing structures. First, as shown in FIG. 4, a metal substrate to which circuit elements 3 and 4 and external leads 6 are attached is prepared, and the case material 9 shown in FIG. This was realized by applying the resin 8 to the space formed by pasting and the case material 9 and the metal substrate 1.
[0006]
In the first sealing structure, it is necessary to prepare a space in which the case material 9 is bonded and the resin 8 can be injected, the workability is poor, the price is expensive, the package size is increased, and the resin sealing is performed. There was also a problem that heat dissipation through the stationary body was poor.
[0007]
Further, the second sealing structure is formed by preparing the hybrid integrated circuit substrate shown in FIG. 4, setting it in a mold, and injecting a resin into the space formed by the metal substrate 1 and the mold.
[0008]
In the second sealing structure, various molds must be prepared depending on the shape of the hybrid integrated circuit substrate and the lead shape, and there is a problem that it is difficult to reduce the thickness.
[0009]
Further, in the third sealing structure, the resin is applied directly on the metal substrate 1 of FIG. 4 or is sealed by dipping in a liquid resin.
[0010]
The third sealing structure is less time-consuming and less expensive than the first and second sealing structures, but the level of circuit elements mounted on the metal substrate 1 is high and low on the resin surface. There was a problem that unevenness was formed and the printability of the model name was poor. Further, when mounting on a printed circuit board or the like with an automatic mechanism of a suction mechanism, there is a problem that the hybrid integrated circuit device cannot be sucked due to unevenness of the resin surface.
[0011]
In view of the problems of each sealing structure described above, the inventor melts and cures a pellet in which a powder resin before thermosetting is integrated and a reinforcing sheet is provided on the surface to cover substantially the entire area of the hybrid integrated circuit board. It was proposed to use a sealed resin encapsulant.
[0012]
Specifically, first, a hybrid integrated circuit substrate 1 as shown in FIG. 4 is prepared.
[0013]
Next, the pellet 21 is disposed on the hybrid integrated circuit substrate 1 as shown in FIG. Here, the pellet 21 is formed by integrating a powdery resin 23 before thermosetting on a reinforcing sheet 22.
[0014]
The reinforcing sheet 22 needs to maintain flatness even after the resin 23 is thermally cured, and is preferably an epoxy-impregnated glass fiber or the like. A thin glass substrate or the like may also be used.
[0015]
In this state, the resin 23 is placed on, for example, a heater, melted at about 150 degrees, and then thermally cured.
[0016]
This completed drawing is shown in FIG. The above-described molten resin sinks due to its own weight or the weight of the reinforcing sheet, and simultaneously flows out from the end portions T1 and T2 of the reinforcing sheet to the peripheral end of the hybrid integrated circuit board 1 to form the sag portions 24 and 25.
[0017]
When the pellet 21 melts, the resin softens and flows so as to cover the entire surface of the hybrid integrated circuit board 1. Moreover, since the reinforcing sheet 22 is present on the surface, it can be cured while maintaining flatness. Therefore, the manufacturing process can be simplified, the cost can be reduced, and the printability and suction performance can be maintained. Moreover, the thickness of the resin sealing body 23 can also be reduced to half or less.
[0018]
[Problems to be solved by the invention]
When the resin sealing body 20 in which the above-described powder resin before thermosetting is integrated and the pellet 21 provided with the reinforcing sheet 22 on the surface is melt-cured to seal the substantially entire area of the hybrid integrated circuit board 1 is used, The case material 9 used for the conventional first sealing structure is also unnecessary, the mold used for the second sealing structure is also unnecessary, and the surface used for the third sealing structure is coated or dipped. The sealing resin is also eliminated, and the problems of conventional sealing structures are solved.
[0019]
However, as shown in FIG. 6, there occurs a defect in which the sealing resin body 20 melted from the pellet 21 flows out to the end face of the substrate 1 at the side where the external lead 6 is provided. The reason is that, as shown in FIG. 8, the sealing resin body 20 melted from the pellet 21 has a function of being rounded and spread by the action of the surface tension, and at the same time, the influence of the resin suction of the L-type external lead 6 also works. This is because the sealing resin body 20 easily flows on the side where the external lead 6 is provided.
[0020]
[Means for Solving the Problems]
The present invention has been made in view of the above-mentioned problems, and a hybrid integrated circuit board having a conductive pattern on its surface, a circuit element electrically connected to the conductive pattern, and a powder resin before thermosetting are integrated. A hybrid integrated circuit device having a resin sealing body that melts and cures a pellet provided with a reinforcing sheet on the surface and seals a substantial whole area of the hybrid integrated circuit substrate,
The pellet has a shape in which at least one side is notched inside the hybrid integrated circuit board, and the resin sealing body melted from the pellet is prevented from flowing out to the end face of the hybrid integrated circuit board. To do.
[0021]
In the present invention, by providing a shape in which one side of the pellet is notched inside the hybrid integrated circuit substrate, the fluidity at that side is controlled by utilizing the surface tension of the molten sealing resin body. A hybrid integrated circuit device that prevents the body from flowing out to the end face of the substrate is realized.
[0022]
DETAILED DESCRIPTION OF THE INVENTION
An outline of the embodiment of the present invention will be described below with reference to FIG.
In addition, the same code | symbol was attached | subjected to the same component as the conventional hybrid integrated circuit device shown in FIG.
[0023]
First, for example, there is a metal hybrid integrated circuit board 1 punched by a press. The hybrid integrated circuit substrate 1 may be Al, Cu, Fe, or the like.
[0024]
Here, the reason why the metal substrate is used as the hybrid integrated circuit substrate is that the resin flow is punched and stopped by the burr (projection 13) when the resin is cured. However, if this flow is small, not only a metal substrate but also a ceramic substrate, a printed circuit board, or the like can be used.
[0025]
The hybrid integrated circuit board 1 is punched upward with a press from the lower side with respect to the paper surface, and the corner portion 11 around the bottom surface of the hybrid integrated circuit board 1 has a round shape.
Further, the corner portion 12 on the periphery of the upper surface of the hybrid integrated circuit board 1 is provided with a protrusion 13 over substantially the entire periphery. The side surface of the hybrid integrated circuit board 1 has a shear surface on the lower side and a fracture surface on the upper side. It is provided all around.
[0026]
When Al is adopted as the hybrid integrated circuit substrate 1, an oxide may be formed on the surface by anodic oxidation.
[0027]
In addition, since the hybrid integrated circuit board 1 has conductivity, an insulating resin 2 is applied to the entire surface in consideration of a short circuit with the conductive patterns 3 and 4 provided thereon.
[0028]
The conductive patterns 3 and 4 are made of, for example, Cu, and are provided as wirings, lands, bonding pads, fixed pads for external leads, etc., and chips (semiconductor elements) such as bare semiconductor ICs and transistors on the conductive lands. Is provided via a heat sink HS as necessary. Further, chip components 14 such as a chip capacitor, a chip resistor, and a printing resistor are provided between the wirings. These are collectively referred to as circuit elements.
[0029]
This circuit element is electrically fixed via solder, silver paste or the like, or a printing resistor is formed by screen printing or the like. Further, in order to electrically connect the semiconductor chip and the wiring, a thin metal wire 7 is electrically connected between the electrode on the chip and the bonding pad, and the fixed pad 3 for external leads is The L-shaped external lead 6 is electrically connected via solder.
[0030]
These Cu patterns may be bonded to an insulating flexible sheet, and the flexible sheet may be bonded to a hybrid integrated circuit board.
[0031]
In order to seal the hybrid integrated circuit board 1 and the circuit elements mounted thereon, a sealing resin body 20 melted from the pellet 21 which is the point of the present invention is provided.
[0032]
As shown in FIG. 2, the pellet 21 is characterized by having a shape in which one side where the external lead 6 is provided is cut out inside the hybrid integrated circuit board. The notched shape is recessed in a curved shape by about 0.5 to 3 mm at the center of the side, and the fluidity at the center of the side is weakened by utilizing the surface tension of the molten resin.
[0033]
That is, as shown in FIG. 2, the pellet 21 is arranged on the hybrid integrated circuit board 1 so that the shape corresponding to the external lead 6 is formed. Here, the pellet 21 is formed by integrating a powdery epoxy resin 23 (see FIG. 7) before thermosetting on the reinforcing sheet 22.
[0034]
The reinforcing sheet 22 needs to maintain flatness even after the resin 23 is thermally cured, and is preferably an epoxy-impregnated glass fiber or the like. A thin glass substrate or the like may also be used.
[0035]
In this state, the resin 23 is placed on, for example, a heater, melted at about 150 degrees, and then thermally cured.
[0036]
The above-described molten resin sinks due to its own weight or the weight of the reinforcing sheet, and simultaneously flows out from the end portions T1 and T2 of the reinforcing sheet to the peripheral end of the hybrid integrated circuit board 1 to form the sag portions 24 and 25.
[0037]
When the pellet 21 melts, the resin softens and flows so as to cover the entire surface of the hybrid integrated circuit board 1. Moreover, since the reinforcing sheet 22 is present on the surface, it can be cured while maintaining flatness. However, on the side where the external lead 6 having the cutout shape is provided, the surface tension that tends to spread round is weakened, and the entire side realizes a very flat fluidity. Therefore, the side where the external lead 6 is provided is prevented from flowing out to the end surface of the substrate in synergy with the effect of the protrusion 13 at the peripheral end of the substrate 1.
[0038]
FIG. 3 shows various shapes of the pellet 21. 3A and 3B are provided with shapes cut out on two sides, FIG. 3C is provided with shapes cut out on three sides, and FIG. 3D is provided with shapes cut out on four sides. This is because the density of the circuit elements is different when the circuit element is incorporated in the substrate 1, and the fluidity of the molten resin is increased at the high density side. Therefore, the pellet 21 having the shape shown in FIG.
[0039]
In the above description, the metal substrate is used as the substrate 1, but a ceramic substrate, a glass substrate, a printed substrate, a flexible substrate, or the like may be used.
[0040]
This hybrid integrated circuit device is most suitable, for example, for those requiring heat dissipation that exposes the back surface of the substrate 1.
[0041]
【The invention's effect】
According to the present invention, a resin encapsulant in which a powder resin before thermosetting is integrated and a pellet provided with a reinforcing sheet on the surface is melt-cured to seal substantially the entire area of the hybrid integrated circuit board, There is an advantage that the fluidity of the molten resin in the pellet can be controlled only by providing a cutout shape at least on the side of the pellet where the external lead is provided. As a result, an extremely inexpensive sealing structure was realized.
[0042]
Further, in the present invention, since the reinforcing sheet has flatness, printability is improved, and a model name or the like can be placed. Moreover, since it has flatness, suction can be performed by applying a suction portion of an automatic machine to the reinforcing sheet, and for example, automatic mounting can be performed on a printed circuit board or the like.
[0043]
As mentioned above, the thickness of the package can be reduced to less than half of the conventional one, the heat dissipation from the resin sealing body to the outside atmosphere can be improved, the current capacity of the semiconductor chip itself can be increased, and at the same time the label printability on the surface is also improved I was able to.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view of a hybrid integrated circuit device of the present invention.
FIG. 2 is a plan view of the hybrid integrated circuit device of the present invention.
FIG. 3 is a plan view for explaining the shape of a pellet used in the present invention.
FIG. 4 is a cross-sectional view illustrating a conventional general hybrid integrated circuit device.
FIG. 5 is a cross-sectional view illustrating a sealing structure of a conventional hybrid integrated circuit device.
FIG. 6 is a cross-sectional view illustrating a conventional general hybrid integrated circuit device.
FIG. 7 is a view before melting of FIG.
FIG. 8 is a plan view for explaining the spread of molten resin in pellets.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Hybrid integrated circuit board 6 External lead 13 Protrusion part 20 Sealing resin body 21 Pellet 22 Reinforcing sheet

Claims (5)

表面に導電パターンが設けられた混成集積回路基板と、前記導電パターンと電気的に接続された回路素子と、熱硬化前の粉末樹脂が一体化され表面に補強用シートが設けられたペレットを溶融硬化して前記混成集積回路基板の実質全域を封止した樹脂封止体とを有する混成集積回路装置であって、
前記ペレットは少なくとも一辺が前記混成集積回路基板の内側に切り欠いた形状を有し、前記ペレットから溶融した樹脂封止体が前記前記混成集積回路基板から流出することを防止したことを特徴とする混成集積回路装置。
A hybrid integrated circuit board provided with a conductive pattern on the surface, a circuit element electrically connected to the conductive pattern, and a pellet having a reinforcing sheet provided on the surface by integrating a powder resin before thermosetting A hybrid integrated circuit device having a resin sealing body that is cured and seals substantially the entire area of the hybrid integrated circuit substrate,
The pellet has a shape in which at least one side is notched inside the hybrid integrated circuit substrate, and a resin sealing body melted from the pellet is prevented from flowing out of the hybrid integrated circuit substrate. Hybrid integrated circuit device.
前記ペレットの前記混成集積回路基板の内側に切り欠いた形状を有する一辺に外部リードを配置することを特徴とする請求項1に記載の混成集積回路装置。2. The hybrid integrated circuit device according to claim 1, wherein an external lead is disposed on one side of the pellet having a shape notched inside the hybrid integrated circuit substrate. 3. 前記回路素子は前記導電パターンに固着された半導体チップ、チップ部品であることを特徴とする請求項1に記載の混成集積回路装置。The hybrid integrated circuit device according to claim 1, wherein the circuit element is a semiconductor chip or a chip component fixed to the conductive pattern. 前記混成集積回路基板として表面を絶縁処理した金属基板を用いることを特徴とする請求項1に記載の混成集積回路装置。2. The hybrid integrated circuit device according to claim 1, wherein a metal substrate having an insulating surface is used as the hybrid integrated circuit substrate. 前記ペレットの前記混成集積回路基板の内側に切り欠いた形状を有する辺を複数有することを特徴とする請求項1に記載の混成集積回路装置。The hybrid integrated circuit device according to claim 1, wherein the hybrid integrated circuit device has a plurality of sides having a shape cut out inside the hybrid integrated circuit substrate of the pellet.
JP2001196981A 2001-06-28 2001-06-28 Hybrid integrated circuit device Expired - Fee Related JP4573472B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001196981A JP4573472B2 (en) 2001-06-28 2001-06-28 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001196981A JP4573472B2 (en) 2001-06-28 2001-06-28 Hybrid integrated circuit device

Publications (2)

Publication Number Publication Date
JP2003017629A JP2003017629A (en) 2003-01-17
JP4573472B2 true JP4573472B2 (en) 2010-11-04

Family

ID=19034685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001196981A Expired - Fee Related JP4573472B2 (en) 2001-06-28 2001-06-28 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JP4573472B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6008204B2 (en) * 2011-07-29 2016-10-19 パナソニックIpマネジメント株式会社 Device mounting substrate, semiconductor module and manufacturing method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3604952B2 (en) * 1999-06-09 2004-12-22 三洋電機株式会社 Hybrid integrated circuit device

Also Published As

Publication number Publication date
JP2003017629A (en) 2003-01-17

Similar Documents

Publication Publication Date Title
KR100551641B1 (en) A method of manufacturing a semiconductor device and a semiconductor device
JP3541491B2 (en) Electronic components
JP3155741B2 (en) Semiconductor package with CSP BGA structure
JP2003017518A (en) Method for manufacturing hybrid integrated circuit device
JP2009124095A (en) Semiconductor package and mounting method thereof
CN101174616A (en) circuit device
JP4614584B2 (en) Hybrid integrated circuit device and manufacturing method thereof
JP2004158753A (en) Lead frame material, manufacturing method, and semiconductor device and manufacturing method
US6573595B1 (en) Ball grid array semiconductor package with resin coated metal core
JP2000114295A (en) Manufacture of semiconductor device
JP2870533B1 (en) Semiconductor device and manufacturing method thereof
JP4573472B2 (en) Hybrid integrated circuit device
JP3421591B2 (en) Manufacturing method of hybrid integrated circuit device
JP3604952B2 (en) Hybrid integrated circuit device
JP4038021B2 (en) Manufacturing method of semiconductor device
JP2003017631A (en) Hybrid integrated circuit device and manufacturing method therefor
JP3281864B2 (en) Manufacturing method of hybrid integrated circuit device
JP3547902B2 (en) Hybrid integrated circuit device and method of manufacturing the same
JP3213578B2 (en) Manufacturing method of hybrid integrated circuit device
JPH04144162A (en) semiconductor equipment
JP2004172647A (en) Semiconductor device
JPH03161957A (en) semiconductor equipment
KR19990059030A (en) Ball Grid Array Semiconductor Package Using Flexible Circuit Board
JP2542227B2 (en) Hybrid IC board device
JPH1084055A (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20051226

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080530

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100713

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100720

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100817

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130827

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees