[go: up one dir, main page]

JPH0529746A - Semiconductor mounting board - Google Patents

Semiconductor mounting board

Info

Publication number
JPH0529746A
JPH0529746A JP18092391A JP18092391A JPH0529746A JP H0529746 A JPH0529746 A JP H0529746A JP 18092391 A JP18092391 A JP 18092391A JP 18092391 A JP18092391 A JP 18092391A JP H0529746 A JPH0529746 A JP H0529746A
Authority
JP
Japan
Prior art keywords
semiconductor
substrate
mounting board
semiconductor mounting
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP18092391A
Other languages
Japanese (ja)
Inventor
Seiji Takenobu
聖児 武信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JFE Steel Corp
Original Assignee
Kawasaki Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Steel Corp filed Critical Kawasaki Steel Corp
Priority to JP18092391A priority Critical patent/JPH0529746A/en
Publication of JPH0529746A publication Critical patent/JPH0529746A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0313Organic insulating material
    • H05K1/0353Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
    • H05K1/036Multilayers with layers of different types
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

PURPOSE:To reduce an occupancy area by placing some of semiconductor parts on the recessed part or in the hole provided in a substrate. CONSTITUTION:Upper two layers 1a and 1b of a substrate 1 consisting of three layers, that is 1a, 1b and 1c, are provided with a hole, thus forming a recessed part 2 as a whole. Within the recessed part 2, a semiconductor parts 3 is arranged. As to a semiconductor mounting substrate such as this, since at least a part of semiconductor parts is placed on the recessed part or in the hole provided on the substrate, the occupancy area on the semiconductor mounting substrate becomes smaller than that of a conventional one. Therefore, in proportion to that, the limitation related with design of precision equipments which include the semiconductor mounting substrate is decreased such that even the smaller precision equipments, etc., can be constituted.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体部品が実装され
た半導体実装基板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor mounting board on which semiconductor parts are mounted.

【0002】[0002]

【従来の技術】近年半導体回路部品が増々多ピン化する
傾向にあり、この多数のピンにそれぞれに配線するため
に基板も多層化する傾向にあり、これらのことが相挨っ
て小さいスペースに極めて多くの機能をもった電子回路
が配置される傾向にある。
2. Description of the Related Art In recent years, the number of pins of semiconductor circuit parts has tended to increase, and the number of pins has been increased. There is a tendency for electronic circuits having extremely many functions to be arranged.

【0003】[0003]

【発明が解決しようとする課題】上記のように小さいス
ペースに極めて多くの機能を有する電子回路を配置する
ことができるようになってきてはいるものの、例えば精
密機器とその制御用の電子回路とが結合された精巧な小
型ロボット、電子カメラ等の場合に、半導体部品等の回
路部品が実装された半導体基板の配置スペースを確保す
るのがまだまだ難しい場合も多く、このため機器全体の
寸法が大きくなってしまう場合があり、半導体基板の占
めるスペースをさらに小さくすることが要望されてい
る。
Although it has become possible to arrange an electronic circuit having an extremely large number of functions in a small space as described above, for example, a precision instrument and an electronic circuit for controlling the same are required. In the case of delicate small robots, electronic cameras, etc. that are connected to each other, it is still difficult to secure the space for arranging the semiconductor substrate on which circuit components such as semiconductor components are mounted. In some cases, the space occupied by the semiconductor substrate is required to be further reduced.

【0004】本発明は、上記事情に鑑み、半導体部品が
実装された半導体実装基板に関し従来よりもさらに占有
スペースを減少させる技術を提供することを目的とす
る。
In view of the above circumstances, it is an object of the present invention to provide a technique for further reducing the occupied space of a semiconductor mounting board on which semiconductor components are mounted, as compared with the prior art.

【0005】[0005]

【課題を解決するための手段】上記目的を達成するため
の本発明の半導体実装基板は、少なくとも一部の半導体
部品が、基板に設けられた凹部もしくは孔内に配置され
てなることを特徴とするものである。ここで、基板は一
層のみからなる基板であってもよく、複数の層からなる
多層基板であってもよい。また、上記半導体部品の外形
形状は特に限定されるものではないが、例えばPLCC
(plastic leaded chip carr
ier)やQFP(quad flat packag
e)等のパッケージに封入されたものが適当である。
The semiconductor mounting board of the present invention for achieving the above object is characterized in that at least a part of semiconductor components is arranged in a recess or a hole provided in the board. To do. Here, the substrate may be a substrate composed of only one layer or a multilayer substrate composed of a plurality of layers. The outer shape of the semiconductor component is not particularly limited.
(Plastic led chip carr
ier) or QFP (quad flat packag)
What is enclosed in a package such as e) is suitable.

【0006】[0006]

【作用】本発明では基板に凹部もしくは孔を設けておい
て少なくとも一部の半導体部品をその凹部もしくは孔内
に配置するようにしたため、従来よりも占有スペースを
減少させ、例えば機械部品の配置スペースと競合する部
分のみを局所的に薄くすること等も可能となる。これに
よりその半導体実装基板を内蔵した精密機器等の設計上
の制約が少なくなり、より小型の精密機器等を構成する
ことができることとなる。
In the present invention, since the substrate is provided with a recess or hole and at least a part of the semiconductor components is arranged in the recess or hole, the occupied space is reduced as compared with the conventional case, and for example, the mechanical component placement space is provided. It is also possible to locally thin only the part that competes with. As a result, there are less restrictions on the design of precision equipment and the like that incorporates the semiconductor mounting board, and it is possible to configure smaller precision equipment and the like.

【0007】[0007]

【実施例】以下、本発明の実施例について説明する。図
1は、本発明の一実施例に係る半導体実装基板の一部を
略示した斜視図である。3層1a,1b,1cからなる
基板1のうちの上2層1a,1bに穴が穿設され全体と
して凹部2が形成されており、この凹部2内に半導体部
品3が配置されている。
EXAMPLES Examples of the present invention will be described below. FIG. 1 is a perspective view schematically showing a part of a semiconductor mounting board according to an embodiment of the present invention. Holes are formed in the upper two layers 1a, 1b of the substrate 1 consisting of the three layers 1a, 1b, 1c to form a recess 2 as a whole, and the semiconductor component 3 is arranged in the recess 2.

【0008】図2は、本発明の他の実施例に係る半導体
実装基板の一部を略示した側方断面図である。この実施
例においても基板5は3層5a,5b,5cから形成さ
れているが、これら3層5a,5b,5cに貫通する孔
6が設けられており、半導体部品7がこの孔6内に装入
され、第1層5aと第2層5bとの間を奔る配線と結合
されている。本発明ではこのように基板を貫通する孔内
に半導体部品を配置したものであってもよい。
FIG. 2 is a side sectional view schematically showing a part of a semiconductor mounting board according to another embodiment of the present invention. In this embodiment as well, the substrate 5 is formed of three layers 5a, 5b, 5c, but a hole 6 penetrating these three layers 5a, 5b, 5c is provided, and the semiconductor component 7 is placed in this hole 6. It is inserted and is connected to the wiring between the first layer 5a and the second layer 5b. In the present invention, the semiconductor component may be arranged in the hole penetrating the substrate as described above.

【0009】図3は、本発明のさらに異なる実施例に係
る半導体実装基板の一部を略示した側方断面図である。
3層8a,8b,8cからなる基板8の表面に従来と同
様な配置形態で半導体部品9,10が配置されている
が、モータ11等他の部品の配置スペースと競合する部
分については上2層8a,8bに穴が穿設され全体とし
て凹部12が形成されており、その凹部12内に半導体
部品13が配置されている。このように複数の半導体部
品のうちの一部の半導体部品のみを凹部もしくは孔内に
配置してもよい。
FIG. 3 is a side sectional view schematically showing a part of a semiconductor mounting board according to still another embodiment of the present invention.
The semiconductor components 9 and 10 are arranged on the surface of the substrate 8 composed of the three layers 8a, 8b and 8c in the same arrangement form as the conventional one. Holes are formed in the layers 8a and 8b to form a recess 12 as a whole, and the semiconductor component 13 is arranged in the recess 12. As described above, only some of the plurality of semiconductor components may be arranged in the recess or the hole.

【0010】尚、上記各実施例では3層からなる基板が
用いられているがこの基板は3層である必要はなく一層
のみの基板を含む任意の層からなる基板であってもよ
い。
In each of the above embodiments, a substrate having three layers is used, but this substrate does not have to have three layers and may be a substrate having any layer including only one layer.

【0011】[0011]

【発明の効果】以上説明したように、本発明の半導体実
装基板は、少なくとも一部の半導体部品が基板に設けら
れた凹部もしくは孔内に配置されているものであるた
め、この半導体実装基板の占有スペースが従来よりも小
さくて済むこととなり、その分この半導体実装基板を内
蔵する精密機器等の設計上の制約が少なくなり、より小
型の精密機器等を構成することができる。
As described above, in the semiconductor mounting board of the present invention, at least some of the semiconductor components are arranged in the recesses or holes provided in the board. The occupying space can be made smaller than in the conventional case, and accordingly, there are less restrictions on the design of the precision equipment or the like incorporating the semiconductor mounting board, and a smaller precision equipment or the like can be configured.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例に係る半導体実装基板の一部
を略示した斜視図である。
FIG. 1 is a perspective view schematically showing a part of a semiconductor mounting board according to an embodiment of the present invention.

【図2】本発明の他の実施例に係る半導体実装基板の一
部を略示した側方断面図である。
FIG. 2 is a side sectional view schematically showing a part of a semiconductor mounting board according to another embodiment of the present invention.

【図3】本発明のさらに異なる実施例に係る半導体実装
基板の一部を略示した側方断面図である。
FIG. 3 is a side sectional view schematically showing a part of a semiconductor mounting board according to another embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1,5,8 基板 2,12 凹部 6 孔 3,7,9,10,
13 半導体部品
1, 5, 8 substrate 2, 12 recess 6 hole 3, 7, 9, 10,
13 Semiconductor parts

Claims (1)

【特許請求の範囲】 【請求項1】 半導体部品が実装された半導体実装基板
において、少なくとも一部の半導体部品が、基板に設け
られた凹部もしくは孔内に配置されてなることを特徴と
する半導体実装基板。
Claim: What is claimed is: 1. A semiconductor mounting board on which a semiconductor component is mounted, wherein at least a part of the semiconductor component is arranged in a recess or a hole provided in the substrate. Mounting board.
JP18092391A 1991-07-22 1991-07-22 Semiconductor mounting board Withdrawn JPH0529746A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18092391A JPH0529746A (en) 1991-07-22 1991-07-22 Semiconductor mounting board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18092391A JPH0529746A (en) 1991-07-22 1991-07-22 Semiconductor mounting board

Publications (1)

Publication Number Publication Date
JPH0529746A true JPH0529746A (en) 1993-02-05

Family

ID=16091647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18092391A Withdrawn JPH0529746A (en) 1991-07-22 1991-07-22 Semiconductor mounting board

Country Status (1)

Country Link
JP (1) JPH0529746A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1174648A (en) * 1997-08-27 1999-03-16 Kyocera Corp Wiring board
US7644497B2 (en) 2002-10-08 2010-01-12 Dai Nippon Printing Co., Ltd. Component built-in wiring board and manufacturing method of component built-in wiring board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1174648A (en) * 1997-08-27 1999-03-16 Kyocera Corp Wiring board
US7644497B2 (en) 2002-10-08 2010-01-12 Dai Nippon Printing Co., Ltd. Component built-in wiring board and manufacturing method of component built-in wiring board

Similar Documents

Publication Publication Date Title
KR100258263B1 (en) ARRANGEMENT OF PADS AND THROUGH-HOLES FOR SEMICONDUCTOR PACKAGES
JPS58159360A (en) Semiconductor device
TW202031106A (en) Multilayer printed board
US6040985A (en) Circuit board having general purpose region and programmable region
JP4671470B2 (en) Organic land grid array package, substrate, organic substrate, integrated circuit package and circuit assembly
JP2004064052A (en) Noise shielding type laminated substrate and its manufacturing method
JPH0529746A (en) Semiconductor mounting board
JPH04293293A (en) Wiring alterable electronic integrated circuit
JPH06236959A (en) Lead frame and electronic component mounting board
JPH09246684A (en) Bga mounting structure
KR20020021102A (en) Module card and it's manufacturing method
US20020117468A1 (en) Method for forming a recognition mark on a substrate for a KGD
KR100505672B1 (en) Array printed circuit board having symmetric layout
JPH0322588A (en) Pinless grid array type multilayered hybrid integrated circuit
JPH01302757A (en) Substrate assembly sheet
JPH01207992A (en) circuit wiring board
JPH0750476A (en) Multilayer printed wiring board
JPH0786752A (en) Substrate for electronic component mounting
JP3184090B2 (en) Substrate for mounting integrated circuits
US6633487B1 (en) Method for manufacturing hybrid circuit board
KR100842922B1 (en) Semiconductor package
CN116779579A (en) Wiring substrate, wiring substrate manufacturing method, and semiconductor device
JPH0221696A (en) Multilayer circuit board
JPH06268342A (en) Circuit board
JP2633505B2 (en) Semiconductor device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19981008