JPH0294438A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPH0294438A JPH0294438A JP24600388A JP24600388A JPH0294438A JP H0294438 A JPH0294438 A JP H0294438A JP 24600388 A JP24600388 A JP 24600388A JP 24600388 A JP24600388 A JP 24600388A JP H0294438 A JPH0294438 A JP H0294438A
- Authority
- JP
- Japan
- Prior art keywords
- film
- growing
- semiconductor device
- stress
- different
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 11
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 230000001681 protective effect Effects 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims abstract description 9
- 239000000203 mixture Substances 0.000 claims abstract description 7
- 238000010030 laminating Methods 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 abstract description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 7
- 229910052710 silicon Inorganic materials 0.000 abstract description 7
- 239000010703 silicon Substances 0.000 abstract description 7
- 239000002184 metal Substances 0.000 abstract description 5
- 239000010410 layer Substances 0.000 description 8
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Landscapes
- Formation Of Insulating Films (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は半導体装置の製造方法に関し、特に絶縁性の保
護膜の形成方法を含む半導体装置の製造方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for manufacturing a semiconductor device, and particularly to a method for manufacturing a semiconductor device including a method for forming an insulating protective film.
従来、この種の半導体装置の製造方法では、膜ストレス
が比較的小さくイオン性不純物を捕獲し内部素子や配線
を悪影響から保護する為の酸化膜と膜ストレスが比較的
大きいが組成が蜜で機械的強度が大きい窒化膜とを異な
る装置の成長槽内で順次形成し両者を積層した保護膜を
つくっていた。Conventionally, in the manufacturing method of this type of semiconductor device, the film stress is relatively small and the oxide film is used to capture ionic impurities and protect internal elements and wiring from adverse effects. The nitride film, which has high optical strength, was sequentially formed in growth baths of different equipment, and a protective film was created by laminating the two.
上述した従来の半導体装置の製造方法では、組成の異な
る絶縁膜を積層した保護膜を個別の絶縁膜形成用の専用
装置により形成していたので性質の異なる絶縁膜の間の
機械的ストレスに基ずく歪によってクラック等が生じて
信頼性が低下したり、異なる装置で成長するために作業
能率が非常に悪いという欠点がある。In the conventional semiconductor device manufacturing method described above, the protective film, which is a stack of insulating films with different compositions, was formed using a dedicated device for forming individual insulating films. There are disadvantages in that cracks and the like occur due to shear strain, reducing reliability, and working efficiency is extremely poor because growth is performed using different equipment.
本発明の半導体装置の製造方法は、半導体基板表面の上
に組成の異なる複数の絶縁膜を積層してなる保護膜を同
一の成長槽内で形成する工程を含み、歪の少い前記保護
膜を形成する。The method for manufacturing a semiconductor device of the present invention includes a step of forming a protective film formed by stacking a plurality of insulating films having different compositions on the surface of a semiconductor substrate in the same growth tank, and the protective film has less distortion. form.
次に、本発明の実施例について図面を参照して説明する
。Next, embodiments of the present invention will be described with reference to the drawings.
第1図は本発明の第1の実施例を説明するための断面図
である。FIG. 1 is a sectional view for explaining a first embodiment of the present invention.
この実施例による半導体装置は、シリコン基板1の上に
配置した所定のパターンの金属導体層からなる配線層2
とシリコン基板1との表面を覆うイオン性不純物から内
部回路を保護するための酸化膜3及び内部回路を機械的
破壊から保護するための窒化膜5を順次設けている。The semiconductor device according to this embodiment has a wiring layer 2 made of a metal conductor layer in a predetermined pattern disposed on a silicon substrate 1.
An oxide film 3 for protecting the internal circuit from ionic impurities and a nitride film 5 for protecting the internal circuit from mechanical destruction are sequentially provided on the surfaces of the silicon substrate 1 and the silicon substrate 1.
この実施例の製造方法では、まず、シリコン基板1に蒸
着法又はスパッタ法により金属層を被着し、これをホト
リングラフイー技術によって所定のパターンに加工する
ことにより金属層からなる配線層2を形成する。次に、
同一の成長層内で、膜厚0.75μmの酸化膜3をS
i H4(0,17sfm)とN20 (0,6sem
)との成長用ガスを使って形成し、更に膜厚0.75μ
mの窒化膜5をSiH4<0.17sem)とNH3(
0,35sfm)との成長用ガスを使って形成する。In the manufacturing method of this embodiment, first, a metal layer is deposited on a silicon substrate 1 by vapor deposition or sputtering, and this is processed into a predetermined pattern by photolithography technology, thereby forming a wiring layer 2 made of the metal layer. form. next,
In the same growth layer, the oxide film 3 with a thickness of 0.75 μm is
i H4 (0,17sfm) and N20 (0,6sem
) and a film thickness of 0.75 μm.
The nitride film 5 of m is made of SiH4<0.17sem) and NH3(
0.35 sfm) using a growth gas.
第2図は本発明の第2の実施例を説明するための断面図
である。FIG. 2 is a sectional view for explaining a second embodiment of the present invention.
この実施例による半導体装置は、絶縁性の保護膜が酸化
膜3′と窒化膜5′とその間の両者の中間的性質を有す
る5iON系の中間膜4′とから成っている。In the semiconductor device according to this embodiment, the insulating protective film is composed of an oxide film 3', a nitride film 5', and a 5iON-based intermediate film 4' having intermediate properties between the two.
この実施例の製造方法では、表面上に配線層2を備えた
シリコン基板1上に、先ず、膜厚0.5μmの酸化膜3
′をSiH4(0,17sfm)とN20 (0,6s
em) とによす形成シ、次ニ膜厚0.5μmの中間膜
4′をSiH4(0,17s e rn )の流量は一
定のままでN20の流量は0.6semからOsemへ
徐々に下げつつかつNH,の流量はOsemから0.3
5sj’mへ徐々に上げながら形成し、最後に膜厚0.
5,11rnの窒化膜5′をSiH4(0,17s e
m )とNH3(0,35sem)とで形成する。、
=ノ場合、酸化膜3′、中間膜4′及び窒化膜5′は同
一の成長槽内で形成する。In the manufacturing method of this embodiment, first, an oxide film 3 with a thickness of 0.5 μm is formed on a silicon substrate 1 having a wiring layer 2 on the surface.
' with SiH4 (0,17sfm) and N20 (0,6s
em) After forming the interlayer film 4' with a thickness of 0.5 μm, the flow rate of N20 was gradually lowered from 0.6 sem to Osem while the flow rate of SiH4 (0.17 s e rn ) remained constant. The flow rate of Tsutsukatsu NH is 0.3 from Osem.
The thickness was gradually increased to 5sj'm, and finally the film thickness was 0.
The nitride film 5' of 5,11rn is made of SiH4 (0,17s e
m) and NH3 (0.35sem). ,
In the case of no, the oxide film 3', intermediate film 4', and nitride film 5' are formed in the same growth bath.
以上のように膜ストレスの比較的小さい酸化膜3′と膜
ストレスの比較的大きい窒化膜5′との間に2つの膜の
中間程度の膜ストレスを有する5iON系の中間膜4′
を成長させることにより、異なる股間に働くストレスを
緩和して、クラック等の発生による信頼性の低下を防ぐ
ことができる。As described above, between the oxide film 3', which has a relatively low film stress, and the nitride film 5', which has a relatively high film stress, a 5iON-based intermediate film 4', which has a film stress approximately between the two films, is formed.
By growing the fibers, it is possible to alleviate the stress acting on different crotches and prevent a decrease in reliability due to the occurrence of cracks, etc.
以上説明したように本発明によれば、同一成長槽内で組
成の異なる複数の絶縁膜を段階的或いは連続的に反応ガ
スの組成を変化させながら成長させることにより、スト
レスによる歪の少い信頼性の高い絶縁性の保護膜を能率
良く形成することができるという効果がある。As explained above, according to the present invention, by growing a plurality of insulating films with different compositions in the same growth tank while changing the composition of the reactant gas stepwise or continuously, reliability with less distortion due to stress can be achieved. This has the effect that a highly insulating protective film can be efficiently formed.
第 1 圓1st circle
第1図及び第2図はそれぞれ本発明の第1及び第2の実
施例の断面図である。
1・・・シリコン基板、2・・・配線層、3.3′・・
・酸化膜、4′・・・中間膜、5,5′窒化膜。1 and 2 are cross-sectional views of first and second embodiments of the present invention, respectively. 1... Silicon substrate, 2... Wiring layer, 3.3'...
- Oxide film, 4'...intermediate film, 5,5' nitride film.
Claims (1)
してなる保護膜を同一の成長槽内で形成する工程を含み
、歪の少い前記保護膜を形成することを特徴とする半導
体装置の製造方法。A semiconductor device comprising the step of forming a protective film formed by laminating a plurality of insulating films with different compositions on the surface of a semiconductor substrate in the same growth tank, and forming the protective film with little distortion. manufacturing method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24600388A JPH0294438A (en) | 1988-09-29 | 1988-09-29 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24600388A JPH0294438A (en) | 1988-09-29 | 1988-09-29 | Manufacture of semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0294438A true JPH0294438A (en) | 1990-04-05 |
Family
ID=17142020
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24600388A Pending JPH0294438A (en) | 1988-09-29 | 1988-09-29 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0294438A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002343858A (en) * | 2001-05-11 | 2002-11-29 | Sony Corp | Semiconductor device and its manufacturing method |
| JP2005214968A (en) * | 2004-01-27 | 2005-08-11 | Mettler Toledo Gmbh | Moisture-proof technology for electromagnetic coils |
| JP2009240120A (en) * | 2008-03-28 | 2009-10-15 | Daikin Ind Ltd | Stator, motor and compressor |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6039837A (en) * | 1983-08-12 | 1985-03-01 | Nec Corp | Growth of insulating film |
-
1988
- 1988-09-29 JP JP24600388A patent/JPH0294438A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6039837A (en) * | 1983-08-12 | 1985-03-01 | Nec Corp | Growth of insulating film |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002343858A (en) * | 2001-05-11 | 2002-11-29 | Sony Corp | Semiconductor device and its manufacturing method |
| JP2005214968A (en) * | 2004-01-27 | 2005-08-11 | Mettler Toledo Gmbh | Moisture-proof technology for electromagnetic coils |
| JP2009240120A (en) * | 2008-03-28 | 2009-10-15 | Daikin Ind Ltd | Stator, motor and compressor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0480409B1 (en) | Method of fabricating a Ti/TiN/Al contact, with a reactive sputtering step | |
| JPH10107581A (en) | Surface acoustic wave device, its substrate and its manufacture | |
| CN112760615A (en) | Silicon dioxide film and low-temperature preparation method thereof | |
| JPH0294438A (en) | Manufacture of semiconductor device | |
| US5821174A (en) | Passivation layer of semiconductor device and method for forming the same | |
| JPS5842227A (en) | Manufacture of semiconductor device | |
| JP2002158226A (en) | Silicon nitride solid surface protective film, method of manufacturing the same, and Hall element | |
| JP2737470B2 (en) | Method for manufacturing semiconductor device | |
| CN112151511A (en) | Semiconductor structure and preparation method thereof | |
| JPS61296726A (en) | Manufacture of semiconductor device | |
| JPH01253257A (en) | Semiconductor integrated device | |
| JP3357456B2 (en) | Method of manufacturing semiconductor integrated circuit device and semiconductor integrated circuit device | |
| JPS62124736A (en) | Silicon thin film and its preparation method | |
| KR100237355B1 (en) | Method for manufacturing semiconductor device | |
| JPS63213934A (en) | Semiconductor device | |
| CN117552098A (en) | Aluminum nitride single crystal template and preparation method thereof, electronic equipment | |
| JPH02194557A (en) | Semiconductor device and manufacture thereof | |
| CN119133092A (en) | Method for forming metal interconnection and metal interconnection structure | |
| JPH04332131A (en) | Semiconductor device | |
| JPH0479218A (en) | Manufacturing method of semiconductor device | |
| JPS5928358A (en) | Manufacturing method of semiconductor device | |
| CN118053735A (en) | Method for growing thick silicon nitride film based on LPCVD and thick silicon nitride film structure | |
| JPH01196130A (en) | How to grow silicon oxide film | |
| JPS63240067A (en) | Formation of gate insulating film of mis type semiconductor device | |
| JPH04354337A (en) | Manufacturing method of semiconductor device |