JPH0328793A - Time converting device - Google Patents
Time converting deviceInfo
- Publication number
- JPH0328793A JPH0328793A JP1164631A JP16463189A JPH0328793A JP H0328793 A JPH0328793 A JP H0328793A JP 1164631 A JP1164631 A JP 1164631A JP 16463189 A JP16463189 A JP 16463189A JP H0328793 A JPH0328793 A JP H0328793A
- Authority
- JP
- Japan
- Prior art keywords
- time
- conversion
- clock
- timepiece
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Clocks (AREA)
Abstract
Description
【発明の詳細な説明】
〔概 要〕
基準時刻よりの経過時間を出力する時計の出力を変換す
る時刻変換装置に関し、
手間が少なくて、時計よりの出力時刻をすらし又時刻の
進行を早くずるこどが出来、この変換が終了すれば、変
換していない該時計の時刻とすることが出来る時刻変換
装置の提供を目的とし、基準時刻よりの経過時間を出力
する時計の出力に、
変換の開始時刻,変換の終了時刻.時刻のずれの値,時
刻の進行を早くする乗数を与える変換制御手段より、
変換の開始時刻,時刻のずれの値を与えると、該時計の
出力を、変換開始時刻に時刻のずれの値だけ時刻をすら
すことが出来、又時刻の進行を早くする乗数を与えると
、その乗数に応して時刻の進行を早くすることが出来、
又変換の終了時刻を与えておくと、該時計が該変換の終
了時刻になると、以後は該時計の時刻を出力する変換手
段を設けた構威とする。[Detailed Description of the Invention] [Summary] This invention relates to a time conversion device that converts the output of a clock that outputs the elapsed time from a reference time. The purpose of this is to provide a time conversion device that can convert the clock to the time that has not been converted once the conversion is completed, and converts it to the output of a clock that outputs the elapsed time from the reference time start time and end time of conversion. When the conversion start time and the time difference value are given by the conversion control means that gives the time difference value and the multiplier that makes the time advance faster, the output of the clock is changed to the conversion start time by the time difference value. You can make the time go by faster, and if you give a multiplier that makes the time go faster, you can make the time go faster according to that multiplier.
Furthermore, if the end time of the conversion is given, a conversion means is provided that outputs the time of the clock from then on when the clock reaches the end time of the conversion.
本発明は、基準時刻よりの経過時間を出力する時計の出
力を入力し、指定時刻に指定された処理を行う処理部の
処理を、早急に短時間で行わせる等の場合に使用する時
刻変換装置に関する。The present invention provides time conversion for use in cases where the output of a clock that outputs the elapsed time from a reference time is input, and a processing unit that performs a specified process at a specified time is to be performed quickly and in a short time. Regarding equipment.
指定時刻、例えば10時,11時,12時に指定された
処理を行う処理部を開発中には、指定時刻に指定された
処理が行われるかを検査する必要があるが、この場合は
容易に、現在8時でも、該処理部に人力する時刻を、1
0時とし、又lO時から11時,12時になる時間を短
縮し、早く11時,12時として指定された処理をさせ
、早く処理結果をみたい要望があり、本発明の時刻変換
装置はこの要望に鑑みなされたものである。When developing a processing unit that performs a process at a specified time, for example 10:00, 11:00, or 12:00, it is necessary to check whether the specified process is performed at the specified time. , even though it is currently 8 o'clock, the time for manual input to the processing section is set to 1.
There is a desire to shorten the time from 10 o'clock to 11 o'clock and 12 o'clock, to perform processing specified as 11 o'clock and 12 o'clock early, and to see the processing results quickly. This was done in response to requests.
第4図は従来例の時計より処理部への時刻人力を示すブ
ロック図である。FIG. 4 is a block diagram showing the time input from the conventional clock to the processing section.
従来、指定時刻に指定された処理を行う処理部4へ、時
刻を入力するには、第4図に示す如く、基準時刻よりの
経過時間を出刀する時計1の出力を入力していた。Conventionally, in order to input the time to the processing unit 4 that performs a specified process at a specified time, as shown in FIG. 4, the output of a clock 1 that indicates the elapsed time from a reference time is input.
そこで、該処理部4が、例えば1o時,11時l2時に
指定された処理を行うもので、現在8時であり、早く処
理結果をみたい場合は、時計1の出力の8時を10時に
変更して処理開始を早くして行うようにしていた。Therefore, if the processing unit 4 performs a process specified for example at 1 o'clock, 11 o'clock and 12 o'clock, and the current time is 8 o'clock and you want to see the processing result quickly, change the output of the clock 1 from 8 o'clock to 10 o'clock. The process was started early.
しかしながら、上記の時刻変換方法では、処理を早くす
る為には、時計1の出力時刻を変更し、又終了時には、
時刻を正しい時刻に戻さねばならず手間がかかる問題点
及び、時刻の進行を早くすること、例えば、10時から
lI時,12時Gこなる時間を短縮することは出来ない
問題点がある。However, in the above time conversion method, in order to speed up the process, the output time of clock 1 must be changed, and at the end of the process,
There is a problem that the time must be returned to the correct time, which is time consuming, and a problem that it is not possible to make the time advance faster, for example, to shorten the time from 10:00 to 12:00 to 12:00.
本発明は、手間が少なくて、時計1よりの出力時刻をす
らし又時刻の進行を早くすることが出来、この変換が終
了すれば、変換していない該時計13
4
の時刻とすることが出来る時刻変換装置の提供を目的と
している。The present invention can smooth the output time from the clock 1 and make the time advance faster with less effort, and once this conversion is completed, the time can be set to the time of the clock 13 4 that has not been converted. The purpose is to provide a time conversion device that can be used.
第1図は本発明の原理ブロック図である。 FIG. 1 is a block diagram of the principle of the present invention.
第1図に示す如く、基準時刻よりの経過時間を出力する
時計1の出力に、
変換の開始時刻,変換の終了時刻.時刻のずれの値,時
刻の進行を早くする乗数を与える変換制御千段2より、
変換の開始時刻,時刻のずれの値を与えると、時計1の
出力を、変換開始時刻に時刻のずれの値だけ時刻をずら
すことが出来、又時刻の進行を早くする乗数を与えると
、その乗数に応じて時刻の進行を早くすることが出来、
又変換の終了時刻を与えておくと、該時計1が該変換の
終了時刻になると、以後は該時計1の時刻を出力する変
換千段3を設ける。As shown in FIG. 1, the output of the clock 1 which outputs the elapsed time from the reference time includes a conversion start time and a conversion end time. From the conversion control 1,000 stages 2, which gives the value of the time difference and a multiplier to speed up the time, when the start time of conversion and the value of the time difference are given, the output of clock 1 is set to the time difference of the time difference at the conversion start time. You can shift the time by a value, and if you give a multiplier that makes the time advance faster, you can make the time advance faster according to that multiplier.
Further, when the end time of the conversion is given, when the clock 1 reaches the end time of the conversion, a conversion stage 3 is provided which outputs the time of the clock 1 from then on.
〔作 用]
本発明にれば、変換制御千段2より、変換の開始時刻,
時刻のずれの値を与えると、時計1の出力を、変換手汐
3にて、変換開始時刻に、時刻のずれの値だけ時刻をず
らすことが出来、又更に変換制御手段2より、時刻の進
行を早くする乗数を与えると、変換手段3にて、その乗
数に応して時刻の進行を早くすることが出来、又変換制
fff1手段2より変換の終了時刻を与えておくと、変
換手段3にて、終了時刻以後は時計1の時刻を出力する
ので、
時刻をずらしたり、時刻の進行を早くしたり、又終了す
れば変換していない該時計の時刻にすることは手間が少
なくて出来る。[Function] According to the present invention, from the conversion control stage 2, the conversion start time,
When the value of the time shift is given, the output of the clock 1 can be shifted by the value of the time shift to the conversion start time using the conversion control means 2. If a multiplier that speeds up the progression is given, the conversion means 3 can make the time advance faster according to the multiplier, and if the conversion end time is given from the conversion system fff1 means 2, the conversion means In step 3, after the end time, the time of clock 1 is output, so it is easy to shift the time, make the time advance faster, and set the time to the unconverted clock when the time ends. I can do it.
(実施例〕
第2図は本発明の実施例の時刻変換回路を示すブロック
図、第3図は第2図の場合の時計の時刻と処理部への人
力時刻との関係を示す図である。(Embodiment) FIG. 2 is a block diagram showing a time conversion circuit according to an embodiment of the present invention, and FIG. 3 is a diagram showing the relationship between clock time and manual time to the processing unit in the case of FIG. 2. .
第2図のl4は時刻変換の開始時刻t0を格納す5一
6
るレジスタ、15ぱ時刻の進行を早くする乗数a(al
l.)を格納するレジスタ、l6は実際の時刻とのずれ
の{lffd(d>O).を格納するレジスタ、17は
変換の終了時刻t,を格納するレジスタ、18は処理部
4への変換の終了時刻L2を格納ずるレジスタ、19〜
21は比較器、23〜26は開閉器である。In FIG. 2, l4 is a register that stores the start time t0 of time conversion, and register 15 is a multiplier a (al) that speeds up the time progression.
l. ), l6 is the register that stores the deviation from the actual time {lffd(d>O). 17 is a register that stores the conversion end time t. 18 is a register that stores the conversion end time L2 to the processing unit 4. 19-
21 is a comparator, and 23 to 26 are switches.
22は開閉器23を制御する開閉制御部であり、開閉器
26が閉していると開閉器23は点線側となり、時羽1
の出力が処理部4に人力し、開閉器26が開いており、
開閉制御部22に比較部19よりパルスが人力すると開
閉器1を実線側とし、開閉器24又ば25を介し,てバ
ルスが入力すると、開閉器Iを点線側どする。22 is an opening/closing control unit that controls the switch 23, and when the switch 26 is closed, the switch 23 is on the dotted line side, and the switch 23 is closed.
The output of is inputted to the processing unit 4, the switch 26 is open,
When a pulse is manually input from the comparator 19 to the opening/closing control section 22, the switch 1 is set to the solid line side, and when a pulse is inputted via the switch 24 or 25, the switch I is set to the dotted line side.
今レシスタl4に時刻変換の開妬時刻t。を、レジスタ
15に時刻の進行を早くする乗数a (a>1)を、レ
シスタ16に実際の時刻とのずれの値cl (d>0)
を、レジスタ17に変換の終了時刻t,を格納し、開閉
器24を閉とし、開閉制御部22の開閉器2Gを閉とし
た場合の、時計1の出力時刻tXと処理部4への入力時
刻tyとの関係を第3図を用いて説明する。The start time t of time conversion is now in register l4. , a multiplier a (a > 1) that makes the time advance faster is stored in the register 15, and a value cl (d > 0) that is the difference from the actual time is stored in the register 16.
, the conversion end time t, is stored in the register 17, the switch 24 is closed, and the switch 2G of the switching control unit 22 is closed, the output time tX of the clock 1 and the input to the processing unit 4 The relationship with time ty will be explained using FIG.
時計1の時刻1Xが、変換開始時刻t。未満の場合には
、開閉器23は点線側であり、処理部4への入力時刻は
時計1の時刻と同しである。Time 1X of clock 1 is conversion start time t. If it is less than 1, the switch 23 is on the dotted line side, and the input time to the processing unit 4 is the same as the time of the clock 1.
時計1の時刻tXが、変換開始時刻t。となると、比較
部l9よりパルスが出力され開閉制御部22の制御によ
り開閉器23ば実線側となり、減算部20よりは時計1
の時刻とレシスタ14の変換開始時刻し。との差が出力
され、乗算部13にて時刻の進行を早くする乗数aが乗
算され、加算部12で変換開始時刻t。が加算され、加
算部I3で時刻のずれdが加算され、処理部4への時刻
は第3図イに示す如く、
a (t.−t.) +(to+d)となり、時刻がd
進み、時刻の進み方が早くなったものとなる。Time tX of clock 1 is conversion start time t. Then, a pulse is output from the comparator l9, and under the control of the opening/closing control unit 22, the switch 23 is on the solid line side, and the subtracter 20 is on the side of the solid line.
and the conversion start time of register 14. The difference between t and t is output, multiplier 13 multiplies it by a multiplier a that speeds up time, and adder 12 outputs the conversion start time t. is added, and the time difference d is added in the addition unit I3, and the time to the processing unit 4 becomes a (t.-t.) + (to+d), as shown in Figure 3A, and the time is d.
As time progresses, the time becomes faster.
次に、時計lの時刻が変換の終了時刻1.となると、比
較部20よりパルスが、開閉制御部22に人力し、開閉
制御部22の制御Cこより開閉器23が点線側となり、
以後、時計1の時刻18が処理7
8
部4に与えられる。Next, the time of clock l is the end time of conversion 1. Then, a pulse is input from the comparator 20 to the opening/closing control section 22, and the switch 23 is on the dotted line side due to the control C of the opening/closing control section 22.
Thereafter, the time 18 of the clock 1 is given to the processing unit 7 8 .
尚処理部4への人力時刻がt2になれば、変換を終了さ
せる場合は、レジスタ18にt2を格納し、開閉器24
を開,開閉器25を閉としておけば、処理部4への入力
時刻が12になると、比較部21よりパルスが、開閉制
御部22に人力し、開閉制御部22の制御により開閉器
23が点線側となり、以後、時計【の時刻t8が処理部
4に与えられる。In addition, when the manual input time to the processing unit 4 reaches t2, if you want to end the conversion, store t2 in the register 18 and turn on the switch 24.
If the switch 25 is closed and the input time to the processing section 4 reaches 12, a pulse is manually inputted from the comparison section 21 to the switching control section 22, and the switch 23 is closed under the control of the switching control section 22. It becomes the dotted line side, and from then on, the time t8 of the clock [ is given to the processing unit 4.
以1−゛ば、時刻変換部3,変換制御部2をハー1・ウ
エアで構成した場合を説明したが、こればソフ]・ウエ
アで実現することも出来る。In the above, the case where the time converter 3 and the conversion controller 2 are configured by hardware has been described, but they can also be realized by software.
〔発明の効果]
以ト詳細Gこ説明せる如く本発明によれば、手間が少な
くて、時計1よりの出力時刻をすらし又、時刻の進行を
早くすることが出来、これが終了すれば、変換していな
い時計1の時刻とすることが出来る効果がある。[Effects of the Invention] As explained in detail below, according to the present invention, it is possible to output the time from the clock 1 with less effort and to make the time advance faster, and when this is completed, This has the effect of being able to use the time of clock 1 that has not been converted.
第1図は本発明の原理ブL1ック図、
第2図は木発明の実施例の時刻変換回路を示すフロック
図、
第3図は第2図の場合の時計の時刻と処理部への入力時
刻との関係を示す図、
第4図は従来例の時計より処理部への時刻人カを示ずブ
ロック図である。Fig. 1 is a block diagram of the principle of the present invention, Fig. 2 is a block diagram showing a time conversion circuit according to an embodiment of the invention, and Fig. 3 is a block diagram showing the clock time and the processing unit in the case of Fig. 2. FIG. 4 is a block diagram showing the relationship with input time, but does not show the time input from a conventional clock to the processing section.
図において、 1は時計、 2は変換制御手段,変換制御部、 3は変換手段,時刻変換部、 4は処理部、 lOは減算部、 IIは乗算部、 ]..2.1.3は加算部、 14〜18はレジスタ、 19〜21は比較部、 22は開閉制御部、In the figure, 1 is a clock, 2 is a conversion control means, a conversion control section; 3 is a conversion means, a time conversion section; 4 is a processing unit; lO is the subtraction part, II is a multiplication section; ]. .. 2.1.3 is an addition section, 14 to 18 are registers, 19-21 are comparison parts, 22 is an opening/closing control unit;
9 10 9 10
Claims (1)
、 変換の開始時刻、変換の終了時刻、時刻のずれの値、時
刻の進行を早くする乗数を与える変換制御手段(2)よ
り、 変換の開始時刻、時刻のずれの値を与えると、該時計(
1)の出力を、変換開始時刻に時刻のずれの値だけ時刻
をずらすことが出来、又時刻の進行を早くする乗数を与
えると、その乗数に応じて時刻の進行を早くすることが
出来、又変換の終了時刻を与えておくと、該時計(1)
が該変換の終了時刻になると、以後は該時計(1)の時
刻を出力する変換手段(3)を設けたことを特徴とする
時刻変換装置。[Claims] Conversion control that provides the output of a clock (1) that outputs the elapsed time from a reference time with a conversion start time, a conversion end time, a time shift value, and a multiplier that speeds up the time. From means (2), when the start time of conversion and the value of the time difference are given, the clock (
You can shift the output of 1) by the value of the time shift to the conversion start time, and if you give a multiplier that speeds up the time, you can speed up the time according to that multiplier. Also, if you give the end time of the conversion, the clock (1)
1. A time converting device characterized in that a converting means (3) is provided for outputting the time of the clock (1) from then on when the end time of the conversion is reached.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1164631A JPH0328793A (en) | 1989-06-27 | 1989-06-27 | Time converting device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1164631A JPH0328793A (en) | 1989-06-27 | 1989-06-27 | Time converting device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0328793A true JPH0328793A (en) | 1991-02-06 |
Family
ID=15796873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1164631A Pending JPH0328793A (en) | 1989-06-27 | 1989-06-27 | Time converting device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0328793A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2429076A (en) * | 2005-08-09 | 2007-02-14 | Agilent Technologies Inc | Time accumulator |
-
1989
- 1989-06-27 JP JP1164631A patent/JPH0328793A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2429076A (en) * | 2005-08-09 | 2007-02-14 | Agilent Technologies Inc | Time accumulator |
| US7668891B2 (en) | 2005-08-09 | 2010-02-23 | Agilent Technologies, Inc. | Adjustable time accumulator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0328793A (en) | Time converting device | |
| WO2023092964A1 (en) | Homologous out-of-phase clock generation apparatus and method, and device | |
| JPS63187366A (en) | Arithmetic unit for moving average | |
| JPH1124783A (en) | Clock adjusting circuit | |
| JPH05110441A (en) | Prediction output d/a converter | |
| JP2979653B2 (en) | Information processing device | |
| JP2003168972A (en) | Frequency control circuit for pulse signal | |
| SU1605210A1 (en) | Apparatus for determining extremum | |
| JPH08293791A (en) | Analog/digital converter | |
| JPH1124782A (en) | Microprocessor clock control method and clock control type microprocessor system | |
| JP2809655B2 (en) | Digital arithmetic circuit | |
| JPH08106447A (en) | Microcomputer | |
| JP2541109B2 (en) | PLL system offset frequency synthesis circuit | |
| JPH0326113A (en) | Sampling clock phase control circuit | |
| JPS6362135B2 (en) | ||
| JPH11282652A (en) | Differentiator for comb line filter | |
| SU1108470A1 (en) | Integrating device | |
| JPH05291959A (en) | Prediction output d/a converter | |
| JPH1175397A (en) | Frequency variable equipment | |
| JPH033019A (en) | timer | |
| KR960038264A (en) | How to change cooking time data of microwave oven | |
| JPH08138045A (en) | Digital filter | |
| JPH02156324A (en) | data input device | |
| JPH09319576A (en) | Pipeline processor | |
| JPS59146325A (en) | Asynchronous digital signal processing system |