[go: up one dir, main page]

JPS5491156A - Data processing system - Google Patents

Data processing system

Info

Publication number
JPS5491156A
JPS5491156A JP15905677A JP15905677A JPS5491156A JP S5491156 A JPS5491156 A JP S5491156A JP 15905677 A JP15905677 A JP 15905677A JP 15905677 A JP15905677 A JP 15905677A JP S5491156 A JPS5491156 A JP S5491156A
Authority
JP
Japan
Prior art keywords
command
channel
processing unit
error
countermeasure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15905677A
Other languages
Japanese (ja)
Inventor
Noriyuki Toyoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15905677A priority Critical patent/JPS5491156A/en
Publication of JPS5491156A publication Critical patent/JPS5491156A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To make it possible to execute an error countermeasure proessing efficiently by causing a request source processing unit, which requests a processing, to instruct previously the countermeasure at an error occurrence time and requesting the processing to the execution processing unit side.
CONSTITUTION: Central processing unit 1 prepares channel address word (CAW) 8 on main memory 2 and issues start I/O command 6 to channel controller 3. Channel controller 3 accepts command 6 and reads CAW 8 on the main memory and informing channel unit 4-0 to start a specific I/O device, for example, 5-0. Data communication is performed between I/O device 5-0 and the data buffer part on main memory 2 through channel unit 4-0 and channel controller 3. Error processing fields b0 to b2 are pepared in command 6, and an error processing countermeasure is instructed when central processing unit 1 issues command 6.
COPYRIGHT: (C)1979,JPO&Japio
JP15905677A 1977-12-28 1977-12-28 Data processing system Pending JPS5491156A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15905677A JPS5491156A (en) 1977-12-28 1977-12-28 Data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15905677A JPS5491156A (en) 1977-12-28 1977-12-28 Data processing system

Publications (1)

Publication Number Publication Date
JPS5491156A true JPS5491156A (en) 1979-07-19

Family

ID=15685250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15905677A Pending JPS5491156A (en) 1977-12-28 1977-12-28 Data processing system

Country Status (1)

Country Link
JP (1) JPS5491156A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101830A (en) * 1982-12-01 1984-06-12 Canon Inc Transfer device
JPH0683775A (en) * 1992-03-30 1994-03-25 Internatl Business Mach Corp <Ibm> Data processing system
US7940706B2 (en) 2001-10-01 2011-05-10 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101830A (en) * 1982-12-01 1984-06-12 Canon Inc Transfer device
JPH0683775A (en) * 1992-03-30 1994-03-25 Internatl Business Mach Corp <Ibm> Data processing system
US9253046B2 (en) 1998-09-10 2016-02-02 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures
US9565013B2 (en) 1998-09-10 2017-02-07 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures
US9860315B2 (en) 1998-09-10 2018-01-02 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures
US7940706B2 (en) 2001-10-01 2011-05-10 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures
US8341188B2 (en) 2001-10-01 2012-12-25 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures
US10491675B2 (en) 2001-10-01 2019-11-26 International Business Machines Corporation Controlling the state of duplexing of coupling facility structures

Similar Documents

Publication Publication Date Title
JPS5491156A (en) Data processing system
JPS5495133A (en) Input/output processing control system
JPS57136203A (en) Process control system
JPS52139333A (en) Data input system for cash register
FR1290936A (en) Device for controlling feeds and performing operations such as threading on a machine tool
JPS54145447A (en) Input-output control system
JPS5587220A (en) Interface controller
JPS56135266A (en) Data processing system
JPS5424553A (en) Control system for data transfer
JPS57103530A (en) Channel controlling system
JPS54101235A (en) Operational processor
ES464591A1 (en) Data processing apparatus
JPS5392640A (en) Queue control system
JPS52129241A (en) Memory control system
JPS5714931A (en) Interruption controlling system
JPS6448164A (en) Processing end interrupt control system
JPS5498134A (en) Input/output control system
JPS553047A (en) Microdiagnosis system
JPS5353231A (en) Input/output processing system at virtual memory
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
JPS5299032A (en) Console control method
JPS5373934A (en) Data exchange control system
KR870008731A (en) Unmanned Vehicle Management System
JPS5679347A (en) Control device equipped with hierarchical common memory
JPS56116136A (en) Buffer control system