[go: up one dir, main page]

JPS57114905A - Process data recorder - Google Patents

Process data recorder

Info

Publication number
JPS57114905A
JPS57114905A JP56000103A JP10381A JPS57114905A JP S57114905 A JPS57114905 A JP S57114905A JP 56000103 A JP56000103 A JP 56000103A JP 10381 A JP10381 A JP 10381A JP S57114905 A JPS57114905 A JP S57114905A
Authority
JP
Japan
Prior art keywords
inputted
dma
input device
dic
gives
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56000103A
Other languages
Japanese (ja)
Inventor
Masahiro Maeodori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56000103A priority Critical patent/JPS57114905A/en
Publication of JPS57114905A publication Critical patent/JPS57114905A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B23/00Testing or monitoring of control systems or parts thereof
    • G05B23/02Electric testing or monitoring

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Testing And Monitoring For Control Systems (AREA)

Abstract

PURPOSE:To collect and process data surely, even if the processing program is delayed, without a greater memory area at all times, by constituting a recorder with a process input device and a DMA delivering a signal from the input device to a storage section. CONSTITUTION:A current value in a main circuit is inputted to an analog input device AIC as AI1, AI2, and the AI1, AI2 are inputted to an A/D converter ADC. The ADC transfers the result of AD conversion to a direct memory access device DMA, which writes the result to a storage device MEM. The state of the main circuit is inputted to a digital input device DIC as DI1, DI2. Auxiliary relays PRX1, PRX2 are inputted to the DIC as DI3, DI4. The DI1-DI4 are transferred to the DMA at the DIC, the DMA writes a status to the MEM the same as an analog input and gives the change information to a CPU as an interruption signal INT. The INT starts the data processing program and gives a timing to start the processing or response time measurement.
JP56000103A 1981-01-06 1981-01-06 Process data recorder Pending JPS57114905A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56000103A JPS57114905A (en) 1981-01-06 1981-01-06 Process data recorder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56000103A JPS57114905A (en) 1981-01-06 1981-01-06 Process data recorder

Publications (1)

Publication Number Publication Date
JPS57114905A true JPS57114905A (en) 1982-07-17

Family

ID=11464753

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56000103A Pending JPS57114905A (en) 1981-01-06 1981-01-06 Process data recorder

Country Status (1)

Country Link
JP (1) JPS57114905A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6701395B1 (en) * 1998-02-06 2004-03-02 Analog Devices, Inc. Analog-to-digital converter that preseeds memory with channel identifier data and makes conversions at fixed rate with direct memory access

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6701395B1 (en) * 1998-02-06 2004-03-02 Analog Devices, Inc. Analog-to-digital converter that preseeds memory with channel identifier data and makes conversions at fixed rate with direct memory access

Similar Documents

Publication Publication Date Title
IE842855L (en) Buffer system for input-output portion of digital data¹processing system
JPS56116147A (en) Digital semiconductor integrated circuit and digital control system using it
JPS5455132A (en) Input-output control system
JPS57114905A (en) Process data recorder
JPS57182257A (en) Data interchange system of data processing system
JPS5636702A (en) Terminal control system of sequence controller
JPS5341958A (en) Trip sequence memory unit
JPS5472949A (en) Multiplexer circuit
JPS57209503A (en) Sequence controller
JPS5510614A (en) Controller
SE7710847L (en) DEVICE FOR GENERATING FOR A SELECTED ANALOG SIGNAL EXCELLENT DIGITAL DATA
JPS5557967A (en) Timer coincidence method for multiple-computer system
JPS55135927A (en) Memory write-in control system
JPS55112639A (en) Analog data processing system
JPS57207956A (en) Data branching and joining circuit
JPS5682927A (en) Method and device for inputting and outputting data
JPS5423948A (en) Inspection system for digital protective device
JPS57197603A (en) Digital input device
JPS5497755A (en) Inspection of digital protective relay
JPS5690348A (en) Interruption control system
JPS5674753A (en) Concurrence processing circuit
JPS53143367A (en) Electronic watch
JPS5561854A (en) Data processor for digital signal processing
JPS5621236A (en) Microprogram processor
JPS53112041A (en) Data processor