JPS5769517A - Digital signal modulation and demodulation system - Google Patents
Digital signal modulation and demodulation systemInfo
- Publication number
- JPS5769517A JPS5769517A JP55145320A JP14532080A JPS5769517A JP S5769517 A JPS5769517 A JP S5769517A JP 55145320 A JP55145320 A JP 55145320A JP 14532080 A JP14532080 A JP 14532080A JP S5769517 A JPS5769517 A JP S5769517A
- Authority
- JP
- Japan
- Prior art keywords
- series
- circuit
- bit
- codes
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
- G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To achieve high-density recording by the digital signal modulation-demodulation system by modulating 4-bit codes into 8-bit codes and then performing demodulation. CONSTITUTION:A timing generator circuit 4 receives a clock 1 to output a control signal 5, data 3 inputted to a parallel-series data converting circuit 2 in series is sent to ROMs 8 and 9 by four bits each, and memory information containing 8-bit modulation codes is sent to a corrected 8-bit modulation code circuit 13. The modulation code circuit 13, after converting the codes, output series codes after 8-bit conversion to a parallel-series converting circuit 16. A demodulated signal is inputted to a series-parallel data converting circuit 20 via an input signal line 19 and a prescribed clock is generated to send an 8-bit modulation code split timing and a clock signal to a data converting circuit 20. Then, demodulated data is outputted through a data block selecting circuit 32 and a parallel-series code converting circuit 34. Thus, high-density recording is achieved.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55145320A JPS5769517A (en) | 1980-10-17 | 1980-10-17 | Digital signal modulation and demodulation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55145320A JPS5769517A (en) | 1980-10-17 | 1980-10-17 | Digital signal modulation and demodulation system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5769517A true JPS5769517A (en) | 1982-04-28 |
Family
ID=15382427
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55145320A Pending JPS5769517A (en) | 1980-10-17 | 1980-10-17 | Digital signal modulation and demodulation system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5769517A (en) |
-
1980
- 1980-10-17 JP JP55145320A patent/JPS5769517A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CS37685A3 (en) | Apparatus for n-bit data words encoding | |
| ZA951115B (en) | Method of converting a series of M-bit information words to a modulated signal method of producing a record carrier coding device decoding device recording device reading device signal as well as a record carrier | |
| US4931790A (en) | Digital remote control method | |
| DE69133017D1 (en) | SYSTEM AND METHOD FOR GENERATING SIGNAL WAVEFORMS IN A CDMA CELLULAR TELEPHONE SYSTEM | |
| AU564002B2 (en) | Digital data converting | |
| EP0348968A3 (en) | Multilevel quadrature amplitude modulator capable of reducing a maximum amplitude of a multilevel quadrature amplitude modulated signal regardless of transmission data information or redundant information | |
| JPS5769517A (en) | Digital signal modulation and demodulation system | |
| EP0195989A3 (en) | Method of demodulating an input signal phase-modulated by a binary bit sequence, and circuit arrangement therefor | |
| ES8101827A1 (en) | Method and device for transmitting a binary sequence. | |
| KR860003715A (en) | Information transmission method, encoding and decoding device | |
| JPS53121451A (en) | Converter for converting deltaasigma modulated signal to pcd signal | |
| KR940022242A (en) | Modulators and Demodulators | |
| JPS5632851A (en) | Coding and decoding system for binary information | |
| JPS55138950A (en) | Digital signal modulation and demodulation system | |
| WO1997033414A3 (en) | Pulse shaping for GMSK | |
| US3336578A (en) | Detector of aperiodic diphase marker pulses | |
| SU978178A1 (en) | Device for transmitting digital information | |
| JPS5656062A (en) | Phase modulation system | |
| JPS57154612A (en) | Digital modulating and demodulating system | |
| JPS641988B2 (en) | ||
| JPS574630A (en) | Series data synchronizing system | |
| GB1371614A (en) | Digital data transmission systems and apparatus therefore | |
| JPS5526714A (en) | Digital transmission system | |
| EP0294614A3 (en) | M bit to n bit code converting circuit | |
| JPS5789363A (en) | Digital demodulating system |