JPS53145535A - Universal interface - Google Patents
Universal interfaceInfo
- Publication number
- JPS53145535A JPS53145535A JP6071677A JP6071677A JPS53145535A JP S53145535 A JPS53145535 A JP S53145535A JP 6071677 A JP6071677 A JP 6071677A JP 6071677 A JP6071677 A JP 6071677A JP S53145535 A JPS53145535 A JP S53145535A
- Authority
- JP
- Japan
- Prior art keywords
- universal interface
- rewriting
- simulation
- ram
- freely
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004088 simulation Methods 0.000 abstract 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE: To ensure a simulation for many input/output devices with just one universal interface by rewriting freely the contents of the CPU memory or the program incorporated into RAM.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6071677A JPS53145535A (en) | 1977-05-25 | 1977-05-25 | Universal interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6071677A JPS53145535A (en) | 1977-05-25 | 1977-05-25 | Universal interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS53145535A true JPS53145535A (en) | 1978-12-18 |
Family
ID=13150282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6071677A Pending JPS53145535A (en) | 1977-05-25 | 1977-05-25 | Universal interface |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS53145535A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6034645U (en) * | 1983-08-10 | 1985-03-09 | 三菱電機株式会社 | Simulated transfer response signal generator |
| JPS6095648A (en) * | 1983-10-28 | 1985-05-29 | Fujitsu Ltd | Virtual fba pseudo processing device |
| JPS61272838A (en) * | 1985-05-28 | 1986-12-03 | Sony Tektronix Corp | Simulator |
| JPS6250922A (en) * | 1985-08-30 | 1987-03-05 | Toshiba Corp | Fdd simulator |
| JPS62194550A (en) * | 1986-02-20 | 1987-08-27 | Nec Corp | Emulator for slave processor |
| JPS6361046U (en) * | 1986-10-02 | 1988-04-22 | ||
| US8966144B2 (en) | 1997-03-04 | 2015-02-24 | Papst Licensing Gmbh & Co. Kg | Analog data generating and processing device having a multi-use automatic processor |
-
1977
- 1977-05-25 JP JP6071677A patent/JPS53145535A/en active Pending
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6034645U (en) * | 1983-08-10 | 1985-03-09 | 三菱電機株式会社 | Simulated transfer response signal generator |
| JPS6095648A (en) * | 1983-10-28 | 1985-05-29 | Fujitsu Ltd | Virtual fba pseudo processing device |
| JPS61272838A (en) * | 1985-05-28 | 1986-12-03 | Sony Tektronix Corp | Simulator |
| JPS6250922A (en) * | 1985-08-30 | 1987-03-05 | Toshiba Corp | Fdd simulator |
| JPS62194550A (en) * | 1986-02-20 | 1987-08-27 | Nec Corp | Emulator for slave processor |
| JPS6361046U (en) * | 1986-10-02 | 1988-04-22 | ||
| US8966144B2 (en) | 1997-03-04 | 2015-02-24 | Papst Licensing Gmbh & Co. Kg | Analog data generating and processing device having a multi-use automatic processor |
| US9189437B2 (en) | 1997-03-04 | 2015-11-17 | Papst Licensing Gmbh & Co. Kg | Analog data generating and processing device having a multi-use automatic processor |
| US9836228B2 (en) | 1997-03-04 | 2017-12-05 | Papst Licensing Gmbh & Co. Kg | Analog data generating and processing device having a multi-use automatic processor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS53114617A (en) | Memory unit for picture processing | |
| JPS5317240A (en) | Controller | |
| JPS5311547A (en) | Program call order system | |
| JPS53145535A (en) | Universal interface | |
| JPS53144377A (en) | Repeating timer | |
| JPS543441A (en) | High-speed arithmetic system | |
| JPS5336439A (en) | Information processor | |
| JPS5362946A (en) | Data processor | |
| JPS54158133A (en) | Computer input*output device | |
| JPS5332646A (en) | Reexecutionable electronic computer | |
| JPS535938A (en) | Double addressing circuit | |
| JPS53139074A (en) | Numerical control device | |
| JPS53140139A (en) | Device for practicing go game problem | |
| JPS53120347A (en) | Electronic minicomputer | |
| JPS51117652A (en) | Telemetering device | |
| JPS52102634A (en) | Character display | |
| JPS52151491A (en) | On-line maintenance system of programable sequence controller | |
| JPS53107135A (en) | Folding door with return preventing device | |
| JPS5292448A (en) | I/o unit control system | |
| JPS53116747A (en) | Bit processor | |
| JPS54575A (en) | Semiconductoe device | |
| JPS5410634A (en) | Multi-item input device | |
| JPS5432045A (en) | Electronic computer | |
| JPS53120228A (en) | Key input device | |
| JPS5212834A (en) | Development device |