[go: up one dir, main page]

KR810000847B1 - Manufacturing method for printed circuit - Google Patents

Manufacturing method for printed circuit Download PDF

Info

Publication number
KR810000847B1
KR810000847B1 KR7401226A KR740001226A KR810000847B1 KR 810000847 B1 KR810000847 B1 KR 810000847B1 KR 7401226 A KR7401226 A KR 7401226A KR 740001226 A KR740001226 A KR 740001226A KR 810000847 B1 KR810000847 B1 KR 810000847B1
Authority
KR
South Korea
Prior art keywords
hole
solder
substrate
manufacturing
sided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR7401226A
Other languages
Korean (ko)
Inventor
히데유끼 하라노
노리유끼 쯔찌야
도모히로 무라노
도시오 다까하시
마사루 우류우
Original Assignee
모리다 아끼오
쏘니 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모리다 아끼오, 쏘니 가부시기가이샤 filed Critical 모리다 아끼오
Priority to KR7401226A priority Critical patent/KR810000847B1/en
Application granted granted Critical
Publication of KR810000847B1 publication Critical patent/KR810000847B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

내용 없음.No content.

Description

프린트 기판의 제조방법Manufacturing Method of Printed Board

제1도는 양면동장적층판(兩面銅張績層板)을 사용한 종래예의 양면 관통 구멍 기판의 단면도.1 is a cross-sectional view of a double-sided through-hole substrate of a conventional example using a double-sided copper clad laminate.

제2도는 동일한 적층판을 사용한 종래예의 편면 관통구멍 기판의 부품장가 (奬架)상태를 나타내는 단면도.FIG. 2 is a cross-sectional view showing a component long state of a single-sided through-hole substrate of a conventional example using the same laminated plate. FIG.

제3도는 본원발명 방법의 실시공정 설명을 위한 단면도.3 is a cross-sectional view for explaining an implementation process of the present invention.

본 원발명은 양면 또는 편면의 관통구멍 기판에 대한 부품 결합방법을 포함한 프린트 기판의 제조방법에 관한 것이다.The present invention relates to a method of manufacturing a printed board including a method of joining parts to a double-sided or single-sided through-hole substrate.

종래부터 알려져 있는 이 종류의 방법으로서는, 먼저 양면 관통구멍 기판의 경우를 들면, 우선 애디티브 방식을 예로 들 수 있는데, 이것에는 회로강도가 약하다는 결점이 있다. 또 다른 방법으로서는, 양면동작적층판을 사용한 양면 관통구멍 기판에 있어서는, 첫째로 관통구멍으로 만들고자 하는 구멍의 내벽에 무전해동도금(無電解銅鍍金)을 실시하고, 그 다음에 전기 도금을 하여 관통구멍을 형성하는 전기도금 방식과 둘째로 제1a도에 나타내듯이 핀을 기판에 천설한 구멍안에 삽통하여 납땜하는 핀꽂이 방식, 셋째로 제1b도에 나타내듯이 부시(bush) 기판에 천설한 구멍안에 감합시키는 부시 방식이 있다. 그러나 이와 같은 방식중, 전기도금 방식에 있어서는, 헤어크랙 및 장기보존의 솔더빌리티에 문제가 있고, 또 전기도금 때문에 패치방식으로 되어 오히려 생산원가가 높아지는 결점이 있으며, 상기 헤어크랙을 해결하기 위하여 연납도금을 실시한 양면 관통구멍 기판이 있지만 장기보존의 솔디빌리티에 문제가 있으며, 또한 연납도금은 붕불화욕(繃弗化浴)이므로 공해의 문제를 내포하고 있고 또한 제조공정이 길다는 등의 결점이 있다. 또, 상기둘째방식인 핀꽂이 방식에 있어서는, 제1a도에 나타내듯이 핀(4)과 동(銅)패터언(2)이 연납에 의해서 완전하게는 결합할 수 없기 때문에 결합불량을 일으킬 염려가 있고, 또 핀을 연납으로 고정시키고자 하기 때문에 핀 내부에까지 연납이 끼어들어 관통구멍에 부품장가를 할 수 없게 되는 결점이 있다.As a conventionally known method of this kind, first of all, in the case of a double-sided through-hole substrate, an additive method is exemplified, but this has a drawback in that the circuit strength is weak. As another method, in a double-sided through-hole substrate using a double-sided laminated board, first, an electroless copper plating is applied to an inner wall of a hole to be made into a through-hole, and then electroplated to make a through-hole. An electroplating method for forming a pin and a pin-seal method for inserting and soldering a pin into a hole laid in a substrate as shown in FIG. 1A, and a third fitting in a hole laid in a bush substrate as shown in FIG. 1B. There is a bush method. However, among these methods, in the electroplating method, there is a problem in the solderability of hair cracks and long-term preservation, and there is a drawback in that it becomes a patch method due to the electroplating, and the production cost is increased. Although there are plating double-sided through-hole substrates, there is a problem in long-term preservation solability, and the lead plating is a boric fluoride bath, which poses a problem of pollution and a long manufacturing process. have. In addition, in the pin holder method according to the second method, as shown in FIG. 1A, the pin 4 and the copper patternion 2 cannot be completely combined by soldering, which may cause a poor coupling. In addition, there is a drawback in that the solder is inserted into the pin so that the pin cannot be inserted into the through hole because the pin is inserted into the pin.

그리고, 상기 셋째의 방식인 부시방식에 있어서는 제1b도에 나타내듯이 동 패터언(2)과 부시(6)의 접촉부분(7)에 접촉불량을 일으킬 염려가 있다는 등의 문제가 있다.In the third method of the bush method, there is a problem that there is a risk of contact failure in the contact portion 7 of the pattern 2 and the bush 6 as shown in FIG. 1B.

또, 상기 애디티브방식과 양면동장적층판 사용에 의한 방법이외에 종래의 관통구멍을 용융 연납통에 담그어서 강화하는 방법도 있지만, 이 공정은 부품 장가전에 행해지기 때문에 관통구멍내에 연납이 막혀서, 관통구멍내에 부품장가가 만족스럽게 되지 않는다는 등의 결점이 있다. 상술한 바는 양면 동통구멍 기판의 경우에 대해서이지만, 편면관통구멍 기판에 있어서도 마찬가지이고 금속층을 갖는 구멍내에 연납을 코오팅하는 방법은 일반적으로 연납도금이 알려져 있지만, 제조원가면 및 그것에서 생기는 폐액등의 공해면에서 문제가 있다. 그리고, 종래의 프린트 기판에 부품을 결합할 때에는 리이드구멍 부착공정에 있어서, 부품배치방향을 동일하게 하지 않으면, 솔더플로우시에 먼저 부착한 부품이 낙하하기 때문에 제2a도에 나타내듯이 회로형성면의 반대측면에 부품(8)을 삽입하고 있었다. 그리고 같은 도면중, (9)는 회로를 나타낸다. 또, 이 경우 제2b도에 표시한 구조로 솔더플로우를 했을 경우에는 플러트 본드(10)가 떨어질 염려가 있지만 제2c도에 나타내는 바와 같이해서 리이드 부착부품을 결합할 경우에는 반대로 납땜성능이 열화(劣化)되어 버리는 결점이 생긴다. 납땜이 열화하는 이유로서 생각할 수 있는 것은, 플러트본드부품을 결합시키는데 있어서 납땜열풍로(熱風爐)를 통과시켜서 결합시키지만, 그 때에 구멍내에 설치한 금혹층 표면에 옥사이드층이 생겨서 이 때문에 납땜 성능을 열화시키는 것이다.In addition to the method of using the additive method and the use of double-sided copper clad laminates, there are also methods of reinforcing the conventional through-hole by immersing it in a molten solder container. There are drawbacks such as unsatisfactory component parts. Although the above is the case of a double-sided through-hole substrate, the same method also applies to single-sided through-hole substrates, and the method of coating solder in a hole having a metal layer is generally known as solder plating, but the manufacturing cost and the waste liquid generated therefrom are known. There is a problem in terms of pollution. When joining a component to a conventional printed circuit board, in the lead hole attaching step, if the component placement direction is not the same, the component attached earlier at the time of solder flow will fall, so as shown in FIG. The component 8 was inserted in the opposite side. In the same figure, reference numeral 9 denotes a circuit. In this case, when solder flow is performed with the structure shown in FIG. 2B, the float bond 10 may fall, but when the lead attachment parts are combined as shown in FIG. 2C, the soldering performance deteriorates. There is a fault that will become (劣 化). The reason why soldering deteriorates can be thought of as the reason why the solder bond part is joined by passing through a soldering hot stove, but at the time, an oxide layer is formed on the surface of the gold layer installed in the hole. It is to deteriorate.

따라서 이 상태로 리이드 부착부품을 리이드공내에 삽입하고, 솔더플로우를 행하여도 연납은 거의 부착되지 않게 된다.Therefore, even if the lead attachment part is inserted in the lead hole in this state and solder flow is performed, the solder is hardly attached.

본 원발명은 이와 같은 종래의 여러상황을 감안하여 이들 난점을 일거에 해결하고자 하는 것으로, 그요지로 하는 바는, 관통구멍으로 만들려고 하는 구멍내벽에 금속층(무전해도금)을 실시하고, 그 구멍 내벽에 분무법에 의하여 플럭스를 코오팅 하고, 그런 연후에 솔더크림을 스크린 인쇄하여, 리플로우 공정으로 솔더크림을 용융하는 것에 의해서 연납이 유동하여 구멍내에 막히는 일이 없이 내벽에 코오팅 됨으로써 관통구멍을 형성하고, 구 다음에 용융연납통에 침지(侵漬)하여 구멍내에 연납을 침입시켜 이것에 의하여 관통구멍을 강화시키는 것을 특징으로 하는 것이다.The present invention attempts to solve these difficulties in one view in consideration of these various conventional situations. The main point is to apply a metal layer (electroless plating) to the inner wall of the hole to be made into a through hole. Flux is coated on the inner wall of the hole by spraying, after which the solder cream is screen-printed and the solder cream is melted by the reflow process so that the solder flows and is coated on the inner wall without clogging in the hole. And then immersed in the molten solder container after the sphere to infiltrate the lead into the holes, thereby strengthening the through holes.

다음에, 본 원발명의 공정을 제3도의 실시예에 의거하여 설명하면, 먼저 구멍내에 금속층을 갖는 관통구멍 기판(1)의 기판공내에 제3a도에 나타낸 바와 같이 기판 구멍안에 분무(또는 디핑)에 의한 플럭스(11)를 코오팅한다(플럭스 비중 약 0.86) 그 다음에 스크린인쇄로 제3b도에 나타낸 바와 같이 솔더크림(12)을 인쇄하고, 다시 제3c도에 나타내듯이 플러트본드부품(13)을 장가한 후에 납땜열풍로로 결합시킨다. 이때 동시에 라운드에 인쇄된 연납크림이 온도 260°C, 스피이드 10cm/minN2가스중의 분위기내에서 구멍안으로 용융 유동하여 코오팅된다. 거기에 제3d도에 나타낸 바와 같이 리이드부착부품(14)을 사용한다. 그리고 제3e도와 같이, 플로우솔어(15)로 리이드 부착부품을 결합시킨다. 또 이때 종래부터의 가열과 동시에 상면에서 가열하면, 더욱 납땜의 결합성이 좋아진다.Next, the process of the present invention will be described based on the embodiment of FIG. 3, firstly spraying (or dipping) into the substrate hole as shown in FIG. 3A in the substrate hole of the through hole substrate 1 having the metal layer in the hole. The flux 11 is coated (the flux specific gravity is about 0.86). Then, the screen is printed and the solder cream 12 is printed as shown in FIG. After adding (13), it is combined by soldering hot stove. At the same time, the solder paste printed on the round is coated by melt flow into the hole in the atmosphere of the temperature of 260 ° C, speed 10 cm / min N 2 gas. There, the lead attachment part 14 is used, as shown in FIG. 3D. Then, as shown in FIG. 3e, the lead attachment part is coupled to the flow sole 15. At this time, if the heating is performed on the upper surface simultaneously with the conventional heating, the bonding property of the solder is further improved.

본 원발명은 이와 같은 공정을 거침으로써, 공해발생의 염려도 없고 플러트본드부품을 장기한 등일면에 리이드부착 부품을 풀로우솔더에 의하여 용이하고 확실하게 결합시킬 수가 있고, 또한 원자절감에 공헌하는 바가 크다.The present invention can be easily and reliably coupled with a pull solder to one side of a long-term surface of a float bond part without causing any pollution, and contributes to atomic savings by going through such a process. There is a great deal.

Claims (1)

도면에 표시하고 본문에 상술한 바와 같이 기판(1)의 소망위치에 천공한 구멍내벽에 무전해(無電解)도 금을 실시하고, 이 구멍 내벽에 플럭스(11)를 도포한 연후에 적어도 기판(1)의 상기 구멍 주변에 솔더크림(12) 또는 솔더페이스트를 인쇄피착 형성하고, 그 솔더를 재용융하여 구명 내벽 금속층에 연납을 유동 피복하는 것을 특징으로 하는 프린트기판의 제조방법.As shown in the drawings and described above in the main text, electroless plating is applied to the inner wall of the hole drilled at a desired position of the substrate 1, and at least the substrate after the flux 11 is applied to the inner wall of the hole. A method of manufacturing a printed board, characterized in that a solder cream (12) or a solder paste is formed on the periphery of the hole in a print coating, and the solder is remelted to flow-cover the solder to the metal layer on the inner wall of the life.
KR7401226A 1974-01-19 1974-01-19 Manufacturing method for printed circuit Expired KR810000847B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR7401226A KR810000847B1 (en) 1974-01-19 1974-01-19 Manufacturing method for printed circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR7401226A KR810000847B1 (en) 1974-01-19 1974-01-19 Manufacturing method for printed circuit

Publications (1)

Publication Number Publication Date
KR810000847B1 true KR810000847B1 (en) 1981-08-07

Family

ID=19199595

Family Applications (1)

Application Number Title Priority Date Filing Date
KR7401226A Expired KR810000847B1 (en) 1974-01-19 1974-01-19 Manufacturing method for printed circuit

Country Status (1)

Country Link
KR (1) KR810000847B1 (en)

Similar Documents

Publication Publication Date Title
US6857361B2 (en) Method and apparatus for printing solder paste of different thickness on lands on printed circuit board
CA1213073A (en) Method of manufacturing printed wiring boards
JP4143478B2 (en) Solder connection structure and solder connection method for electronic parts
KR20010013443A (en) Solder member for printed wiring board
US4829553A (en) Chip type component
US7846317B2 (en) Processing a printed wiring board by single bath electrodeposition
TW590836B (en) Method of mounting electronic parts with Sn-Zn solder free of Pb without reduction in bonding strength
KR810000847B1 (en) Manufacturing method for printed circuit
JPH05327187A (en) Printed wiring board and manufacturing method thereof
JPS63273398A (en) Reflow soldering method for printed substrate
JP2002076615A (en) Printed circuit board and method for soldering to its through hole
JPH0730244A (en) Bump electrode, and method of forming bump electrode
CA1131746A (en) Circuit board with mounted components and method for manufacture
JPH06302952A (en) Manufacture of circuit board with through hole
JPH09219581A (en) Method for mounting electronic parts
JPH02224393A (en) Method of soldering mixed mounting metal core printed board assembly
JPH05259632A (en) Printed wiring board and manufacture thereof
JP4614528B2 (en) Wiring board manufacturing method
Vianco Soldering in electronic applications
JP2022118673A (en) printed wiring board
JPH05101862A (en) Lead soldering method
JP2003069214A (en) Manufacturing method of electronic circuit board using lead-free solder
JPS5926985A (en) Soldering bondage of glass or ceramics and copper
JPS6343193B2 (en)
JPH04357899A (en) Method for manufacturing circuit board with preliminary solder layer

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301