[go: up one dir, main page]

KR950004604B1 - Electronic stabilizer - Google Patents

Electronic stabilizer Download PDF

Info

Publication number
KR950004604B1
KR950004604B1 KR1019920012543A KR920012543A KR950004604B1 KR 950004604 B1 KR950004604 B1 KR 950004604B1 KR 1019920012543 A KR1019920012543 A KR 1019920012543A KR 920012543 A KR920012543 A KR 920012543A KR 950004604 B1 KR950004604 B1 KR 950004604B1
Authority
KR
South Korea
Prior art keywords
circuit
lamp
output
voltage
square wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019920012543A
Other languages
Korean (ko)
Other versions
KR940003432A (en
Inventor
정화진
Original Assignee
정화진
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정화진 filed Critical 정화진
Priority to KR1019920012543A priority Critical patent/KR950004604B1/en
Publication of KR940003432A publication Critical patent/KR940003432A/en
Application granted granted Critical
Publication of KR950004604B1 publication Critical patent/KR950004604B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14Circuit arrangements

Landscapes

  • Circuit Arrangements For Discharge Lamps (AREA)

Abstract

내용없음.None.

Description

전자식 안정기Electronic ballast

제1도는 본 발명에 따른 전자식 안정기의 블럭도.1 is a block diagram of an electronic ballast in accordance with the present invention.

제2도 내지 제4도는 본 발명에 따른 상세회로도.2 to 4 are detailed circuit diagrams according to the present invention.

제5도는 본 발명에 따른 인버터 구동펄스 파형도.5 is a waveform diagram of an inverter driving pulse according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 정류회로 20 : 초퍼회로10: rectifier circuit 20: chopper circuit

30 : 초퍼콘트롤러 40 : 정전류쵸핑 콘트롤러30: chopper controller 40: constant current chopping controller

50 : 방형파 발생기 60 : 인버터회로50: square wave generator 60: inverter circuit

70 : 램프 80 : 방전회로70: lamp 80: discharge circuit

본 발명은 고압방전등의 전자식 안정기에 관한 것으로서, 특히 정전류 쵸핑방식과 인버터를 통한 구형파 구동방식을 혼합하여 음향공명현상과 플리커현상을 제거함으로써 램프의 방전이 안정되게 이루어지도록 하는 전자식 안정기에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electronic ballast, such as a high-pressure discharge lamp, and more particularly, to an electronic ballast for stably discharging a lamp by eliminating acoustic resonance and flicker by mixing a constant current chopping method and a square wave driving method through an inverter.

최근의 방전등 안정기는 전자소자를 이용한 에너지 절약형 고효율 고주파 전자안정기가 실용화되고 있다. 그러나, 고압방전등 안정기의 경우에는 고주파 점등시 발생하는 음향공진 및 시동시와 정상상태에서의 심한 관전압 차이에 의해 전자안정기의 실용화가 늦어지고 있으며, 이의 해결책으로 다양한 방법들이 제시되고 있고 일부 고압방전등의 전자안정기는 소용량에 한하여 실용화되고 있다. 따라서, 이제까지 제안된 고압방전등용 전자안정기의 점등방식은 주로 음향공진을 피하기 위하여 방전관의 디지인 및 시뮬레이션을 통하여 음향공진이 발생하지 않는 최적주파수를 찾아내거나 음향공진을 일으키지 않는 다양한 전압 인가방식을 채택하였다. 그 구체적인 방법들은 공진을 일으키지 않는 주파수의 전압을 인가하거나 100kHZ 이상의 주파수를 갖는 전압을 인가하는 방식, 고주파 및 저주파 전압을 시분할로 인가하여 공진을 피하는 방식, 램프에 흐르는 전류를 제어하는 조광기능을 갖도록 하는 정전류 제어방식 및 구형파전압을 인가하는 방식등이 사용되고 있으나, 이러한 고주파 방식의 점등일 경우 음향공명 현상에 의해 아크릴방전이 불안정하여 램프의 수명이 단축되거나 파괴되는 경우가 발생함으로써 전자식 안정기의 신뢰성이 저하되는 문제점이 발생하게 된다.Recently, an energy saving type high efficiency high frequency electronic ballast using an electronic device has been put into practical use. However, in the case of high voltage discharge ballasts, the practical use of electronic ballasts is delayed due to the acoustic resonance occurring during high frequency lighting and the severe difference in tube voltages at start-up and in normal conditions.A variety of methods have been proposed to solve this problem. Electronic ballasts have been put into practical use only in small capacities. Therefore, the lighting method of the electronic ballast for the high-voltage discharge lamp proposed so far has mainly adopted various voltage application methods to find the optimal frequency where acoustic resonance does not occur or to generate acoustic resonance through the design and simulation of the discharge tube to avoid acoustic resonance. . The specific methods include a method of applying a voltage of a frequency that does not cause resonance or a voltage having a frequency of 100 kHZ or more, a method of avoiding resonance by applying high frequency and low frequency voltage by time division, and a dimming function of controlling a current flowing in a lamp. Although the constant current control method and the method for applying the square wave voltage are used, such high frequency lighting may cause unstable acrylic discharge due to acoustic resonance, which may shorten the lamp life or destroy the reliability of the electronic ballast. The problem of degradation occurs.

또한, 일본공개특허공보 소 60-202696(85. 10. 14)호 에서와 같이 직류쵸핑을 하여 바로 램프에 직류로 공급하는 방식을 택하고 있으나, 이는 전력전자회로에서 직류쵸핑한 후 부하에 전원을 공급하는 회로와 다를 바 없으며, 또한 직류쵸핑한 후 램프를 직접 구동하는 방식이며, 직류쵸핑하는 데에 전압피드백이나 전류피드백을 하지 않아 회로의 불완전성을 보이고 있다.Also, as in Japanese Laid-Open Patent Publication No. 60-202696 (85. 10. 14), DC chopping is adopted to supply DC directly to the lamp. It is not different from the circuit that supplies the circuit, and also the direct driving of the lamp after DC chopping, and the circuit imperfection of the circuit is not shown because the voltage feedback or the current feedback is not performed.

그리고, 일본공개특허공보 소 60-235396(95. 11. 12)호는 램프의 전압을 피드백 받아 램프를 구동하고, 관전압 검출로서 고주파 전압의 주파수를 변화시키며 주파수 변조 발진회로에서 고주파 전압의 기본 주파수 Fo를 변화시킬 수 있도록 한 것이었으나, 이 역시 플리커 현상 및 음향공진 현상을 제거할 수 없는 것이다.In addition, Japanese Laid-Open Patent Publication No. 60-235396 (95. 11. 12) drives a lamp by feeding back the voltage of the lamp, and changes the frequency of the high frequency voltage by detecting the tube voltage, and the fundamental frequency of the high frequency voltage in the frequency modulation oscillator circuit. Although it was possible to change the Fo, this also could not eliminate the flicker phenomenon and the acoustic resonance phenomenon.

본 발명은 상기와 같은 문제점을 해결하기 위하여 안출된 것으로서, 본 발명의 목적은 램프에 전력을 공급하는 과정에서 정전류 쵸핑방식과 구형파 구동방식을 혼합하는 방식을 채택하여 제품을 경량화하고, 램프의 깜빡임(폴리커 현상) 및 음향공진현상을 제거하여 안정된 방전이 이루어지도록 함으로써 안정기의 신뢰성을 높일 수 있게 하는 전자식 안정기를 제공하는데 있다.The present invention has been made to solve the above problems, an object of the present invention by adopting a method of mixing the constant current chopping method and the square wave driving method in the process of supplying power to the lamp to lighten the product, flickering lamp The present invention provides an electronic ballast which can improve the reliability of a ballast by removing a (polykerbosis phenomenon) and an acoustic resonance phenomenon to ensure stable discharge.

상기와 같은 목적을 달성하기 위한 본 발명의 특징은 고압방전등을 전자식 안정기에 있어서 정류회로를 거친 고압의 직류를 램프의 낮은 관전압에 맞도록 안장된 직류전압을 출력하는 정전류 초퍼회로와, 구형있다.A feature of the present invention for achieving the above object is a spherical current chopper circuit for outputting a high-voltage direct current through a rectifying circuit in a high voltage discharge lamp to the low tube voltage of the lamp, and a constant current chopper circuit.

또한, 방형과 발생기(50)의 출력단에는 인버터회로(60)가 연결된다. 제2도는 본 발명에 다른 초퍼회로(20) 및 정전류 초퍼콘트롤러(40)의 상호연결상태를 나타낸 상세회로도로서, 상기 정전류 초퍼콘트롤러(40)는 크게 초퍼콘트롤러(30)와 귀환저항(R)으로 구분된다. 즉, 기준전압 발생부(31)로부터 공급되는 기준전압과 저항(R)을 통한 부귀한 전류값을 상호 비교하여 기준전압이 피드백전류보다 낮은 부분에서 스위칭 펄스폭을 변조하는 스위칭 콘트롤러(32)와, 상기 스위칭 콘트롤러(32)의 출력신호에 의해 초퍼회로(20)의 전계효과 트랜지스터(FET)를 구동하는 드라이브회로(33)로 구성된다.In addition, the inverter circuit 60 is connected to the square and the output terminal of the generator 50. 2 is a detailed circuit diagram showing the interconnection state of the chopper circuit 20 and the constant current chopper controller 40 according to the present invention. Are distinguished. That is, the switching controller 32 which modulates the switching pulse width at a portion where the reference voltage is lower than the feedback current by comparing the reference voltage supplied from the reference voltage generator 31 with the negative current value through the resistor R, and And a drive circuit 33 for driving the field effect transistor (FET) of the chopper circuit 20 by the output signal of the switching controller 32.

제3도는 본 발명에 따른 방형파 발생기(50)의 상세회로도로서, 방형파를 발생하는 발진회로(51)와, 상기 발진회로(51)의 출력단에 연결되어 소정주기의 방형파를 발생시키는 바이너리 카운터(53)와, 상기 바이너리 카운터(53)의 출력측에 연결되어 제1 및 제2데드타임발생부(56)(57)로 이루어지고 위상이 서로 반대되는 펄스를 발생하는 펄스분리회로(55)와, 상기 펄스분리회로(55)의 출력단에 연결되어 인버터(60)를 구동시키는 (33)과 같은 제1 및 제2게이트 드라이브회로(58)(59)를 포함하여 구성된다.3 is a detailed circuit diagram of the square wave generator 50 according to the present invention, which is connected to an oscillation circuit 51 for generating a square wave and an output terminal of the oscillation circuit 51 to generate a binary wave of a predetermined period. A pulse separation circuit 55, which is connected to the counter 53 and the output side of the binary counter 53, is composed of first and second dead time generators 56 and 57 and generates pulses in which phases are opposite to each other; And first and second gate drive circuits 58 and 59, such as 33, connected to the output terminal of the pulse separation circuit 55 to drive the inverter 60.

제4도는 본 발명에 따른 인버터회로의 상세회로도로서, 두개의 전계효과 트랜지스터(FET1, FET4)(FET2, FET3)는 직렬접속하되 인버터회로(60)의 출력단에 램프(70)가 접속된다. 또한, 각각의 전계효과 트랜지스터(FET1∼FET4)의 게이트에는 제1 및 제2게이트 드라이브회로(58)(59)가 각각 연결되어 있다.4 is a detailed circuit diagram of the inverter circuit according to the present invention, in which two field effect transistors FET1 and FET4 (FET2 and FET3) are connected in series but a lamp 70 is connected to the output terminal of the inverter circuit 60. First and second gate drive circuits 58 and 59 are connected to gates of the field effect transistors FET1 to FET4, respectively.

상기와 같이 이루어진 본 발명의 동작상태를 살펴보면, 먼저 제2도에 도시된 바와같이 AC 220V가 정류회로(10)에 인가되면 정류되어 초퍼회로(20)를 통하여 인버터회로(60)에 공급된다. 이때, 초퍼콘트롤러(30)는 기준전압 발생부(31)에서 인가되는 전압과, 인버터(60)를 통해 출력되는 전류가 저항(R)을 통하여 기준전압으로 변환된 후 스위칭 콘트롤러(32)에서 기준접압과 입력전압이 상호 비교되어 스위칭펄스폭을 변조하고, 이러한 변조된 펄스에 의해 드라이브회로(33)가 구동되어 상기 드라이브회로(33)의 출력신호는 초퍼회로(20)의 전계효과 트랜지스터(FET)게이트단에 인가됨으로써 턴온상태가 되어 초퍼회로(20)의 출력전원이 인버터회로(60)에 공급된다. 이때, 스위칭 콘트롤러(32)에 연결되어 있는 피드백저항(R)에 의해 인버터회로(60)를 통한 귀환전류에 따라 스위칭 콘트롤러(32)의 펄스출력폭이 변화됨으로써 결국 초퍼회로(20)의 출력전압이 변화되어 인버터회로(60)에 공급하게 됨에 따라 정전류 쵸핑제어가 가능하게 된다.Looking at the operating state of the present invention made as described above, as shown in FIG. 2, when AC 220V is applied to the rectifying circuit 10, it is rectified and supplied to the inverter circuit 60 through the chopper circuit 20. At this time, the chopper controller 30 converts the voltage applied from the reference voltage generator 31 and the current output through the inverter 60 into the reference voltage through the resistor R, and then the reference from the switching controller 32. The contact voltage and the input voltage are compared to modulate the switching pulse width, and the drive circuit 33 is driven by the modulated pulses so that the output signal of the drive circuit 33 is a field effect transistor (FET) of the chopper circuit 20. When the gate terminal is applied to the gate terminal, the output power of the chopper circuit 20 is supplied to the inverter circuit 60. At this time, the pulse output width of the switching controller 32 is changed according to the feedback current through the inverter circuit 60 by the feedback resistor R connected to the switching controller 32, thereby eventually outputting the output voltage of the chopper circuit 20. This change is supplied to the inverter circuit 60, thereby enabling constant current chopping control.

한편, 방향파 발생기(50)는 제3도에 도시된 바와같이 발진회로(51)에서 소정주기를 갖는 펄스가 발생되며, 이러한 펄스는 바이너리 카운터(53)를 경유함에 따라 발진회로(51)의 출력펄스보다 낮은 주기의 펄스로 출력된다.On the other hand, the direction wave generator 50 generates a pulse having a predetermined period in the oscillation circuit 51, as shown in Figure 3, such a pulse of the oscillation circuit 51 is passed through the binary counter 53 The pulse is output with a period lower than the output pulse.

따라서, 상기 바이너리 카운터(53)의 출력펄스는 펄스분리회로(55)에 의해 서로 위상이 반대되는 방향파 펄스를 출력하게 된다. 즉, 바이너리 커운터(53)의 출력이 제1 및 제2데드타임 발생부(56)를 경유함으로써 제5도에서와 같이 데드타임을 갖는 파형으로 출력되며 상기 파형은 제1 및 제2인버터 게이트 드라이브회로(58)(59)에 인가되어져 인버터회로(60)를 제어하게 된다.Accordingly, the output pulses of the binary counter 53 output the direction wave pulses whose phases are opposite to each other by the pulse separation circuit 55. That is, the output of the binary counter 53 is output as a waveform having a dead time as shown in FIG. 5 by way of the first and second dead time generators 56, and the waveform is output to the first and second inverter gates. It is applied to the drive circuits 58 and 59 to control the inverter circuit 60.

즉, 제4도에서와 같이 제1드라이브회로(58)로부터 "하이" 레벨의 신호가 출력되면 전계효과 트랜지스터(FET1)(FET4)가 동시에 턴온되어 램프(70)에 전원을 공급하고, 제2드라이브회로(59)에서 "하이"신호가 출력되면 전계효과 트랜지스터(FET2)(FET3)가 동시에 턴온되어 램프(70)에 전원을 공급하게 된다.That is, as shown in FIG. 4, when the "high" level signal is output from the first drive circuit 58, the field effect transistors FET1 and FET4 are simultaneously turned on to supply power to the lamp 70. When the "high" signal is output from the drive circuit 59, the field effect transistors FET2 (FET3) are turned on at the same time to supply power to the lamp 70.

이때, 인버터회로(60)의 전계효과 트랜지스터(FET1∼FET4)가 교대로 턴온, 턴오프를 반복할때 발생되는 데드타임 동안에는 램프(70)에 전원이 공급되지 않게되나 방전회로(80)에 의해 순간적인 데드타임 발생시에도 램프(70)에 안정적인 전류를 공급토록 하였다. 따라서, 램프(70)에 공급되는 전압을 방형파 발생기(50)와 인버터회로(60)로서 구형파 구동방식으로 제어토록 한 것이다.At this time, power is not supplied to the lamp 70 during the dead time generated when the field effect transistors FET1 to FET4 of the inverter circuit 60 alternately turn on and off, but are discharged by the discharge circuit 80. Even in the case of instantaneous dead time, stable current was supplied to the lamp 70. Accordingly, the voltage supplied to the lamp 70 is controlled by the square wave generator 50 and the inverter circuit 60 by the square wave driving method.

Claims (1)

고압방전등용 전자식 안정기에 있어서, 일정주기의 펄스를 출력시키는 방형파 발생기와, 입력전압을 안정된 전압으로 만드는 초퍼회로와, 상기 초퍼회로에 병렬접속되고 피드백저항이 연결되어 귀환전압에 따라 펄스폭을 조절하여 초퍼회로의 출력을 제어하는 정전류 쵸핑콘트롤러와 상기 방형파 발생기의 출력단에 연결되어 방형파 발생기의 출력펄스에 의해 램프로 전원을 공급하는 인버터회로와, 상기 램프의 양단에 병렬접속되어 방형파 발생기의 출력주파수가 데드타임동안 램프에 전원을 공급하는 방전회로를 포함하여서 되는 전자식 안정기.An electronic ballast for a high-voltage discharge lamp, comprising: a square wave generator for outputting a pulse of a constant cycle; a chopper circuit for making an input voltage stable; and a feedback resistor connected in parallel to the chopper circuit, so that the pulse width is adjusted according to the feedback voltage. A constant current chopping controller for controlling the output of the chopper circuit, an inverter circuit connected to the output terminal of the square wave generator and supplying power to the lamp by an output pulse of the square wave generator, and a square wave connected in parallel to both ends of the lamp Electronic ballast, in which the output frequency of the generator includes a discharge circuit for supplying power to the lamp during dead time.
KR1019920012543A 1992-07-14 1992-07-14 Electronic stabilizer Expired - Fee Related KR950004604B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920012543A KR950004604B1 (en) 1992-07-14 1992-07-14 Electronic stabilizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920012543A KR950004604B1 (en) 1992-07-14 1992-07-14 Electronic stabilizer

Publications (2)

Publication Number Publication Date
KR940003432A KR940003432A (en) 1994-02-21
KR950004604B1 true KR950004604B1 (en) 1995-05-02

Family

ID=19336327

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920012543A Expired - Fee Related KR950004604B1 (en) 1992-07-14 1992-07-14 Electronic stabilizer

Country Status (1)

Country Link
KR (1) KR950004604B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684367A (en) * 1996-01-16 1997-11-04 Osram Sylvania Inc. Color control and arc stabilization for high-intensity, discharge lamps

Also Published As

Publication number Publication date
KR940003432A (en) 1994-02-21

Similar Documents

Publication Publication Date Title
EP0922324B1 (en) Control circuit and method for piezoelectric transformer
EP0782373B1 (en) Method and apparatus for driving capacitive light emitting device
US5463283A (en) Drive circuit for electroluminescent lamp
KR0166432B1 (en) Electroluminescent device lighting device and method for electroluminescent device
WO2005059964A2 (en) Current-mode driver
KR940702677A (en) Power supply circuit
US5686797A (en) Electronluminescent lamp inverter
US6376999B1 (en) Electronic ballast employing a startup transient voltage suppression circuit
JP2002354783A (en) Power supply apparatus
KR950004604B1 (en) Electronic stabilizer
JP2001338789A (en) Discharge lamp lighting device
US6707261B2 (en) Discharge lamp lighting circuit
KR940009873B1 (en) Inverter
JPH05266984A (en) Discharge lamp lighting device
KR100368427B1 (en) Inverter and the dimming method thereof
KR940009515B1 (en) Control system for discharge lamp
RU2079164C1 (en) Resonant power supply
KR100460415B1 (en) Electronic Ballast Circuit of Full Bridge Drive Method
JPH11146659A (en) Positive/negative pulse switching power unit
JPH1075576A (en) Control circuit for piezoelectric transformer
JP2005228735A (en) Charge pump circuit for operation of control circuit
KR101163459B1 (en) circuit for lighting-start
KR960013136A (en) Electronic ballast circuit for neon lamp
JP3234301B2 (en) Inverter device
JPH05266983A (en) Discharge lamp lighting device

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20040504

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20070503

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20070503

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000