[go: up one dir, main page]

KR960000181B1 - Pattern forming method of semiconductor device - Google Patents

Pattern forming method of semiconductor device Download PDF

Info

Publication number
KR960000181B1
KR960000181B1 KR1019930012956A KR930012956A KR960000181B1 KR 960000181 B1 KR960000181 B1 KR 960000181B1 KR 1019930012956 A KR1019930012956 A KR 1019930012956A KR 930012956 A KR930012956 A KR 930012956A KR 960000181 B1 KR960000181 B1 KR 960000181B1
Authority
KR
South Korea
Prior art keywords
photoresist
pattern
semiconductor device
pattern forming
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019930012956A
Other languages
Korean (ko)
Other versions
KR950004390A (en
Inventor
배상만
Original Assignee
현대전자산업주식회사
김주용
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 현대전자산업주식회사, 김주용 filed Critical 현대전자산업주식회사
Priority to KR1019930012956A priority Critical patent/KR960000181B1/en
Publication of KR950004390A publication Critical patent/KR950004390A/en
Application granted granted Critical
Publication of KR960000181B1 publication Critical patent/KR960000181B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)

Abstract

내용 없음.No content.

Description

반도체 소자의 패턴 형성 방법Pattern formation method of semiconductor device

제1도는 종래의 포토 마스크작업 공정 흐름을 도시한 일예시도.1 is an exemplary view showing a conventional photo masking process flow.

제2도는 종래의 포토 마스크작업 공정 흐름을 도시한 다른 실시도.Figure 2 is another embodiment showing a conventional photo masking process flow.

제3도는 본 발명에 따른 종래의 포토 마스크작업 공정 흐름도.3 is a flowchart of a conventional photo masking process according to the present invention.

제4a도는 표면 거칠기를 갖지 않는 포토레지스트의 노광 작용 상태도.4A is a diagram illustrating an exposure operation state of a photoresist having no surface roughness.

제4b도는 표면 거칠기를 갖는 포토레지스트의 노광 작용 상태도.4B is an exposure state diagram of a photoresist having surface roughness.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 노광 빛 2 : 포토레지스트의 상층부1: exposure light 2: upper layer of photoresist

3 : 기판으로 반사되어 산란되는 빛 4 : 웨이퍼 기판에서 반사되는 빛3: light reflected from the substrate and scattered 4: light reflected from the wafer substrate

5 : 웨이퍼 기판 6 : 포토레지스트5: wafer substrate 6: photoresist

7 : 포토레지스트 경계면 밖으로 투과하는 빛7: light transmitted outside photoresist interface

본 발명은 반도체 제조 공정중 리소그라피(Lithography) 공정에서의 정재파에 의한 패턴 불량을 방지하는 반도체 소자의 패턴 형성 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a pattern of a semiconductor device for preventing pattern defects caused by standing waves in a lithography process during a semiconductor manufacturing process.

일반적으로, 웨이퍼 위의 포토레지스트(P/R)을 도포한 후 축소 노광 장치에 의해 노광될때 포토레지스트는 레지스트 두께와 굴절율 및 노광원 파장등과 함께 노광 빛이 웨이퍼의 기판위와 레지스트의 상층면 사이에 수차례 왕래하여 소멸되어 가면서 포토레지스트에 손상(notching)을 입히는 정재파(standing wave) 효과를 일으켜 노광 에너지 흡수 정도가 달라지게 된다.In general, when a photoresist (P / R) is applied on a wafer and then exposed by a reduced exposure apparatus, the photoresist, together with resist thickness, refractive index, and exposure source wavelength, is exposed to light between the substrate of the wafer and the upper surface of the resist. As it passes and disappears several times, it causes a standing wave effect that damages the photoresist, thereby changing the degree of exposure energy absorption.

이러한 정재파 현상은 웨이퍼 기판 위에서 형성되는 패턴 크기를 변화시키고 패턴의 국소 부분에 심한 손상을 일으켜 공정의 불안정을 유발하고 특히 정재파에 의한 웨이퍼 위의 레지스트 패턴 손상은 미세패턴 형성에 제한을 가져오게 하는 문제점이 되었다.These standing wave phenomena change the size of the pattern formed on the wafer substrate and cause severe damage to local portions of the pattern, causing instability of the process. In particular, the resist pattern damage on the wafer due to the standing wave causes a limitation in the formation of the micropattern. It became.

종래의 패턴 형성 공정을 제1도 및 제2도를 통하여 살펴보면 다음과 같다.The conventional pattern forming process will be described with reference to FIGS. 1 and 2 as follows.

먼저, 제1도 및 제2도를 통하여 종래의 패턴 형성방법을 나타낸 공정흐름도를 살펴본다.First, a process flow diagram illustrating a conventional pattern forming method will be described with reference to FIGS. 1 and 2.

도면 제1도에 도시된 바와 같이 웨이퍼상에 반사되는 빛을 억제하기 위하여 반사방지층 물질을 도포하고 포토레지스트를 도포한다. 이렇게 반사방지층을 도포하고 마스크 작업을 통해 일반적인 방법과 동일하게 마스크패턴하여 패턴을 현상을 하게 된다.As shown in FIG. 1, an antireflective layer material is applied and a photoresist is applied to suppress light reflected on the wafer. The antireflection layer is applied and the mask is patterned in the same manner as the general method to develop the pattern.

이에 반해 제2도와 같이 웨이퍼 상에 포토레지스트를 도포하고 이 포토레지스트위에 반사방지층을 입혀 마스크공정을 수행함으로써 포토레지스트와 공기 경계면에서 반사되는 빛을 억제시키는 방법도 있다.On the other hand, as shown in FIG. 2, there is also a method of suppressing light reflected from the photoresist and air interface by applying a photoresist on a wafer and applying a antireflection layer on the photoresist to perform a mask process.

그러나 상기 종래의 방법들은 공정 절차가 복잡하고 별도의 공정으로 빛의 반사를 막는 반사물질을 준비해야 하는 등, 공정절차가 쉽지 않고 공정제조단가를 높이는 문제점이 있었다.However, the conventional methods have a problem in that the process procedure is not easy and the process manufacturing cost is increased, such as a complicated process procedure and the preparation of a reflective material to prevent reflection of light in a separate process.

따라서 상기 문제점을 해결하기 위하여 안출된 본 발명은 웨이퍼 기판의 노광빛 반사를 억제하기 위한 방법으로 매질의 반사 경계면의 상태에 따른 빛의 반사 성질을 이용하여 정재파 현상을 감소시키는 반도체 소자의 패턴 형성 방법을 제공하는데 그 목적이 있다.Accordingly, the present invention devised to solve the above problems is a method for forming a pattern of a semiconductor device which reduces standing wave phenomena by using a light reflection property according to a state of a reflective boundary surface of a medium as a method for suppressing exposure light exposure of a wafer substrate. The purpose is to provide.

상기 목적을 달성하기 위하여 본 발명은, 패턴을 형성 하고자 하는 패턴 형성 물질상에 포토레지스트를 도포하여 마스크로 노광을 실시하는 반도체 소자의 패턴 형성 방법에 있어서, 상기 포토레지스트의 표면에 거칠기를 주어 정재파의 효과를 방지하는 단계를 더 포함하여 이루어지는 것을 특징으로 한다.In order to achieve the above object, the present invention provides a pattern forming method for a semiconductor device in which a photoresist is applied on a pattern forming material to form a pattern and exposed with a mask, wherein the surface of the photoresist is provided with a roughness to provide a standing wave. It characterized by further comprising the step of preventing the effect of.

이하, 첨부된 도면 제***를 참조하여 본 발명에 따른 일실시예를 상세히 설명한다.Hereinafter, an embodiment according to the present invention will be described in detail with reference to the accompanying drawings.

먼저, 본 발명을 사용한 패턴형성 공정은 제3도에 도시된 바와 같이 웨이퍼 상에 도포된 포토레지스트의 표면에 거칠기 공정을 추가하여 노광 빛의 반사를 막는 것이다.First, the pattern forming process using the present invention adds a roughness process to the surface of the photoresist applied on the wafer as shown in FIG. 3 to prevent the reflection of exposure light.

이를 제4a도와 제4b도를 참조하여 구체적으로 살펴본다.This will be described in detail with reference to FIGS. 4A and 4B.

제4a도는 포토레지스트를 표면처리 하지 않은 상태의 노광 상태를 도시한 것으로 도면에서 1은 노광 빛, 2는 포토레지스트의 상층부, 3은 기판으로 반사되어 산란되는 빛, 4는 웨이퍼 기판에서 반사되는 빛, 5는 웨이퍼 기판, 6은 포토레지스트, 7은 포토레지스트 경계면 밖으로 투과하는 빛을 각각 나타낸다.FIG. 4A shows an exposure state without surface treatment of photoresist, in which 1 is exposure light, 2 is upper layer of photoresist, 3 is light reflected and scattered to substrate, 4 is light reflected from wafer substrate , 5 is a wafer substrate, 6 is photoresist, and 7 is light passing out of the photoresist interface.

그리고 본 발명의 포토레지스트 표면 구조를 나타낸 제4b도는 기판에서 반사된 빛(4)이 거칠어진 포토레지스트 표면(2)에서 산란(3) 되거나 무질서하게 반사되어 정재판 효과를 감쇄시키게 된다.4B shows the photoresist surface structure of the present invention, in which the light 4 reflected from the substrate is scattered 3 or randomly reflected from the roughened photoresist surface 2 to attenuate the plate effect.

그리고, 상기 포토레지스트의 표면을 거칠게 형성함으로써 수차례 왕래하는 빛을 차단 혹은 감쇄 시키기 위하여 포토레지스트의 상층면 즉, 공기와 경계하는 면을 무질서 반사면(random reflective surface)이 되도록 하는 가공은 다음 대표적인 두가지가 있다.In addition, in order to block or attenuate light coming and going several times by making the surface of the photoresist rough, the processing to make the upper surface of the photoresist, that is, the surface bordering with air, becomes a random reflective surface is as follows. There are two ways.

먼저, 포토레지스트의 상층부 경계면을 얇게 노광시킨후 습식 현상하여 포토레지스트 경계면을 거칠게 만드는 방법과, 산소 가스를 이용하여 건식 현상하는 방법이 있다.First, there is a method of making the upper layer boundary surface of the photoresist thin and then wet developing to roughen the photoresist interface, and a dry development using oxygen gas.

이렇게 하여 거칠어진 표면을 갖는 포토레지스트는 경계면에서 반사되는 빛은 경계면을 따라 무질서 반사 혹은 회절되어 정재파를 감소시키게 된다.In this way, in the photoresist having the rough surface, the light reflected at the boundary surface is disorderedly reflected or diffracted along the boundary surface to reduce the standing wave.

상기와 같이 이루어지는 본 발명은 패턴 형성시 웨이퍼 기판의 단차가 심한 곳에서 생기는 포토레지스트 패턴의 손실(notching)을 감소시키기 위한 공정에도 적용할 수 있고, 공정마진을 향상시킬 수 있는 효과가 있다.The present invention made as described above can be applied to a process for reducing the notching of the photoresist pattern generated at the stepped position of the wafer substrate at the time of pattern formation, thereby improving the process margin.

또한, 반사방지층을 사용하지 않아도 됨으로써 공정결함을 줄여 반도체 생산 수율을 증대 시킬 수 있다. 습식현상에 의한 포토레지스트의 표면 거칠기는 매우 낮은 에너지로 노광하여 현상액으로 현상함으로써 공정시간을 줄일 수 있으며, 얇은 노광은 축소 노광장치에 의하지 않고 기타 노출된 빛에 노광 시킨 후 습식 현상 할 수 있어서 공정이 간편한 효과가 있다.In addition, since the anti-reflection layer is not used, process defects may be reduced to increase semiconductor production yield. The surface roughness of the photoresist due to the wet development can be reduced with the development of a developing solution by exposure to very low energy, and the thin exposure can be wet developed after exposing to other exposed light without using a reduced exposure device. This has an easy effect.

Claims (3)

패턴을 형성 하고자하는 패턴 형성 물질상에 포토레지스트를 도포하여 마스크를 노광을 실시하는 반도체 소자의 패턴 형성 방법에 있어서, 상기 포토레지스트의 표면에 거칠기를 주어 정제파의 효과를 방지하는 단계를 더 포함하여 이루어지는 것을 특징으로 하는 반도체 소자의 패턴 형성 방법.A pattern forming method of a semiconductor device for exposing a mask by applying a photoresist on a pattern forming material to form a pattern, the method comprising: providing a roughness on the surface of the photoresist to prevent the effect of a refinement wave The pattern formation method of the semiconductor element characterized by the above-mentioned. 제1항에 있어서, 포토레지스트의 상층부 경계면을 얇게 조광시킨후 습식현상하여 포토레지스트 경계면을 거칠게하는 것을 특징으로 하는 반도체 소자의 패턴 형성 방법.2. The method of claim 1, wherein the upper boundary layer of the photoresist is lightly dimmed and then wet developed to roughen the photoresist interface. 제1항에 있어서, 포토레지스트의 상층부 경계면을 산소 가스를 이용하여 건식 현상하여 포토레지스트 경계면을 거칠게하는 것을 특징으로 하는 반도체 소자의 패턴 형성 방법.The method of forming a pattern of a semiconductor device according to claim 1, wherein the upper boundary layer of the photoresist is dry developed using oxygen gas to roughen the photoresist interface.
KR1019930012956A 1993-07-09 1993-07-09 Pattern forming method of semiconductor device Expired - Fee Related KR960000181B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930012956A KR960000181B1 (en) 1993-07-09 1993-07-09 Pattern forming method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930012956A KR960000181B1 (en) 1993-07-09 1993-07-09 Pattern forming method of semiconductor device

Publications (2)

Publication Number Publication Date
KR950004390A KR950004390A (en) 1995-02-18
KR960000181B1 true KR960000181B1 (en) 1996-01-03

Family

ID=19359048

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930012956A Expired - Fee Related KR960000181B1 (en) 1993-07-09 1993-07-09 Pattern forming method of semiconductor device

Country Status (1)

Country Link
KR (1) KR960000181B1 (en)

Also Published As

Publication number Publication date
KR950004390A (en) 1995-02-18

Similar Documents

Publication Publication Date Title
KR970007173B1 (en) Fine pattern formation method
JPS6358367B2 (en)
JPH0455323B2 (en)
KR100675782B1 (en) Non-absorbent reticle and method of making same
EP0134789B1 (en) Bilevel ultraviolet resist system for patterning substrates of high reflectivity
KR960000181B1 (en) Pattern forming method of semiconductor device
KR970009822B1 (en) Halftone phase inversion mask and manufacturing method thereof
JPH07273021A (en) Manufacture of semiconductor device
KR20020051109A (en) Method for fabricating half-tone mask
JPH0594945A (en) Method of forming pattern
JPH0574701A (en) Resist pattern formation method
KR970004479B1 (en) Phase reversal mask and manufacturing method
KR0139578B1 (en) Photoresist patterning method by lithography process
KR0123241B1 (en) Photomask and its manufacturing method
KR100326430B1 (en) Method for forming photo resist in semiconductor device
KR940007052B1 (en) Patterning method using multilayer photoresist
KR0140469B1 (en) Photoresest pactterning method of semiconductor device
KR100380277B1 (en) Method of defining micropatterns
KR930008847B1 (en) Mask having phase inversion region and method of manufacturing same
JPH022568A (en) Pattern forming method
JPH01238659A (en) Pattern forming method
KR970016782A (en) Photomask and its manufacturing method
KR950021047A (en) Method of forming fine pattern of photoresist
KR20090091959A (en) Method of manufacturing reticle for exposure process
JPH05121285A (en) Forming method of pattern

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20041220

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20060104

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20060104

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000