[go: up one dir, main page]

KR980005370A - METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR - Google Patents

METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR Download PDF

Info

Publication number
KR980005370A
KR980005370A KR1019960024536A KR19960024536A KR980005370A KR 980005370 A KR980005370 A KR 980005370A KR 1019960024536 A KR1019960024536 A KR 1019960024536A KR 19960024536 A KR19960024536 A KR 19960024536A KR 980005370 A KR980005370 A KR 980005370A
Authority
KR
South Korea
Prior art keywords
metal
film
metal layer
tan
deposited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019960024536A
Other languages
Korean (ko)
Inventor
안희복
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019960024536A priority Critical patent/KR980005370A/en
Publication of KR980005370A publication Critical patent/KR980005370A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 소자의 제조방법에 있어서, 금속 배선을 위한 금속층의 증착전에 열화학적으로 안정하고 금속층과 반응하지 않는 확산방지막을 형성함으로써, 금속 배선층에 대한 어닐링 시 발생되는 금속의 확산 현상을 방지 하여 금속 배선의 전기적 특성을 향상시킬 수 있는 반도체 소자의 금속 배선 형성방법에 관한 것으로, 반도체 기판 상부에 절연막을 형성하는 단계; 절연막의 소정 부분을 반도체 기판 상부의 표면의 일부분이 노출되도록 식각하여 콘택홀을 형성하는 단계; 결과물 상부에 확산 방지막으로 TaN 금속막을 증착하는 단계; 증착된 TaN 금속막을 어닐링하는 단계; 및, 결과물 상부에 금속층을 증착한 후 패턴화하는 단계를 포함하는 것을 특징으로 하고, 또한 금속층은 구리인 것을 특징으로 한다.The present invention relates to a method of manufacturing a semiconductor device, in which diffusion prevention film which is thermochemically stable and does not react with a metal layer is formed before a metal layer for metal wiring is deposited, thereby preventing diffusion of metal generated during annealing of the metal wiring layer A method of forming a metal wiring of a semiconductor device capable of improving electrical characteristics of a metal wiring, the method comprising: forming an insulating film on a semiconductor substrate; Etching a predetermined portion of the insulating film to expose a portion of the surface of the semiconductor substrate above the semiconductor substrate to form a contact hole; Depositing a TaN metal film as a diffusion barrier on the resultant product; Annealing the deposited TaN metal film; And depositing a metal layer on the resultant product and patterning the metal layer, wherein the metal layer is copper.

Description

반도체 소자의 금속 배선 형성방법METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제1a도 내지 제1d도는 본 발명의 일 실시예에 따른 반도체 소자의 금속 배선 형성방법을 설명하기 위한 공정 단면도이다.FIGS. 1A to 1D are process cross-sectional views illustrating a method of forming a metal wiring of a semiconductor device according to an embodiment of the present invention.

Claims (7)

반도체 기판 상부에 절연막을 형성하는 단계; 상기 절연막의 소정 부분을 상기 반도체 기판 상부의 표면의 일부분이 노출되도록 식각하여 콘택홀을 형성하는 단계; 상기 결과물 상부에 확산 방지막으로 TaN 금속막을 증착하는 단계; 상기 증착된 TaN 금속막을 어닐링하는 단계; 및, 상기 결과물 상부에 금속층을 증착한 후 패턴화하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.Forming an insulating film on the semiconductor substrate; Forming a contact hole by etching a predetermined portion of the insulating film to expose a portion of a surface of the semiconductor substrate above the semiconductor substrate; Depositing a TaN metal film as a diffusion barrier on the resultant product; Annealing the deposited TaN metal film; And depositing a metal layer on the resultant product and patterning the resultant metal layer. 제 1 항에 있어서, 상기 금속층은 구리 금속인 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method of claim 1, wherein the metal layer is a copper metal. 제 1 항에 있어서, 상기 TaN 금속막은 Ta 타겟을 사용하여 진공 챔버에서 RF 전자관 스퍼터링 방식으로 질소와 아르곤 개스의 비를 15내지 60%로 하여 증착하는 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method according to claim 1, wherein the TaN metal film is deposited using a Ta target in a vacuum chamber at a ratio of nitrogen to argon gas of 15 to 60% by an RF electron tube sputtering method. 제 1 항에 있어서, 상기 TaN 금속막은 Ta 타겟을 사용하여 진공 챔버에서 DC 전자관 스퍼터링 방식으로 질소와 아르곤 개스의 비를 15내지 60%로 하여 증착하는 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method according to claim 1, wherein the TaN metal film is deposited using a Ta target in a vacuum chamber at a ratio of nitrogen to argon gas of 15 to 60% by a DC electron tube sputtering method. 제 1 항에 있어서, 상기 TaN 금속막에 대한 어닐링은 급속 열처리 공정 장비를 이용하여 700 내지 800℃의 분위기에서 실시하는 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method of claim 1, wherein annealing the TaN metal film is performed in an atmosphere of 700 to 800 ° C using a rapid thermal processing equipment. 제 1 항에 있어서, 상기 TaN 금속막은 900 내지 1100Å의 두께로 증착하는 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method of claim 1, wherein the TaN metal film is deposited to a thickness of 900 to 1100 ANGSTROM. 제 1 항에 있어서, 상기 절연막은 BSPG막인 것을 특징으로 하는 반도체 소자의 금속 배선 형성방법.The method according to claim 1, wherein the insulating film is a BSPG film. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960024536A 1996-06-27 1996-06-27 METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR Withdrawn KR980005370A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960024536A KR980005370A (en) 1996-06-27 1996-06-27 METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960024536A KR980005370A (en) 1996-06-27 1996-06-27 METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR

Publications (1)

Publication Number Publication Date
KR980005370A true KR980005370A (en) 1998-03-30

Family

ID=66240511

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960024536A Withdrawn KR980005370A (en) 1996-06-27 1996-06-27 METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR

Country Status (1)

Country Link
KR (1) KR980005370A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100398034B1 (en) * 2000-12-28 2003-09-19 주식회사 하이닉스반도체 Method of forming a copper wiring in a semiconductor device
KR100738210B1 (en) * 2005-12-29 2007-07-10 동부일렉트로닉스 주식회사 Method of forming thin film and metal wiring in semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100398034B1 (en) * 2000-12-28 2003-09-19 주식회사 하이닉스반도체 Method of forming a copper wiring in a semiconductor device
KR100738210B1 (en) * 2005-12-29 2007-07-10 동부일렉트로닉스 주식회사 Method of forming thin film and metal wiring in semiconductor device

Similar Documents

Publication Publication Date Title
KR970067597A (en) Method of stabilizing plate resistance of A1-Cu / TiN by plasma treatment of TiN interface
US8587128B2 (en) Damascene structure
US5528081A (en) High temperature refractory metal contact in silicon integrated circuits
KR980005370A (en) METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR
KR980005571A (en) Method of forming plug of semiconductor element
US5350711A (en) Method of fabricating high temperature refractory metal nitride contact and interconnect structure
KR100268788B1 (en) Metal wiring formation method of semiconductor device
JPH04196122A (en) Manufacturing method of semiconductor device
KR100451493B1 (en) Metal wiring formation method of semiconductor device
KR100187675B1 (en) Barrier metal layer formation method of semiconductor device
KR100515076B1 (en) Method for forming diffusion barrier layer in semiconductor device
KR100250727B1 (en) Metal wiring formation method of semiconductor device
KR970072084A (en) Method for forming a metal layer of a semiconductor
KR100454577B1 (en) Method of forming multi-layer metal wiring in semiconductor device
KR100250747B1 (en) Manufacture of semiconductor device
KR100403354B1 (en) Method for forming contact hole of semiconductor device
KR100341847B1 (en) Method of forming a bit line in a semiconductor device
KR19990003484A (en) Metal wiring formation method of semiconductor device
KR980005369A (en) METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR
KR980005417A (en) Method for forming diffusion preventing layer of metal wiring
KR970072313A (en) Method of wiring semiconductor thin film
KR940016692A (en) Metal wiring method of semiconductor device
KR980005575A (en) Method of forming plug of semiconductor device
KR980006134A (en) METHOD FOR FORMING METAL WIRING OF SEMICONDUCTOR
KR970030654A (en) Metal wire manufacturing method of semiconductor device

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19960627

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid