TW442869B - Method for avoiding poor photoresist spreading caused by ion implantation - Google Patents
Method for avoiding poor photoresist spreading caused by ion implantation Download PDFInfo
- Publication number
- TW442869B TW442869B TW89110431A TW89110431A TW442869B TW 442869 B TW442869 B TW 442869B TW 89110431 A TW89110431 A TW 89110431A TW 89110431 A TW89110431 A TW 89110431A TW 442869 B TW442869 B TW 442869B
- Authority
- TW
- Taiwan
- Prior art keywords
- oxide layer
- improving
- patent application
- item
- scope
- Prior art date
Links
Landscapes
- Formation Of Insulating Films (AREA)
Abstract
Description
442869 五、發明說明(l) --- 發明領域: 本發明與一種半導體製程有關,特別是一種新的方法 用以改善因離子佈植所造成之不良光阻塗佈。 發明背景: 積體電路(I C )在技術上已 元件的密度也已儼然變成為一 的尺寸,可以增加半導體積體 元件尺寸的縮小化後,積體電 多新的挑戰。例如,動態隨機 小後,造成了儲存容量的減少 基於半導體晶圓上的晶片密度 扮演之角色也益形重要。在積 造多重層結構的重要製程,同 對位。微影及蝕刻包含了形成 建造具有非常細微圖案的半導 次微米解析度能力的微影製程 影響到製程的結果。 有顯考的提昇’且增加電子 種趨勢。經由縮小電子元件 電路的整合密度。隨著電子 路在製造過程中不斷出現許 s己憶體(D R A Μ)單元尺寸的縮 而導致在可靠性上的缺失。 不斷提高,所以微影製程所 體電路中,微影及蝕刻是製 時也提供了多重層間準確的 作為罩幕的光阻圖案,為了 體元件,因此需要一種具備 ,所以光阻的塗佈也會大大 通吊 ,丄的苑稱杜一軋化石又上建办Μ > ^ ^ 刊7工恧立閘極,位於半 導體之汲極與源極之間。在閘極與半導體之 φ BI. _ „ 間加上適當之 電壓’即可控制源極與汲極間之通道電流。 0^昇盟作;I3) ί口 中涉及一啟始電壓(threshold voltage)之離子佈 °枉 驟β 一般而言,利用全面性的離子佈植(不愛止 植的步 窩先阻)來進行442869 V. Description of the invention (l) --- Field of the invention: The present invention relates to a semiconductor process, in particular a new method for improving poor photoresist coating caused by ion implantation. Background of the Invention: Integrated circuit (IC) technology has already made the density of components into a single size, which can increase the size of semiconductor integrated components. After reducing the size of integrated components, integrated circuits have new challenges. For example, the dynamic randomness caused a reduction in storage capacity. The role played by the density of wafers on semiconductor wafers is also important. An important process in building a multi-layer structure, the same alignment. Lithography and etching include the formation of lithographic processes with very fine patterned semi-micron resolution capabilities that affect the results of the process. There is a significant improvement 'and an increase in electronic species. By reducing the integration density of electronic circuits. As electronic circuits continue to shrink in size during the manufacturing process, there is a lack of reliability. Continuous improvement, so in the lithography process, the lithography and etching also provide multiple layers of accurate photoresist patterns as a mask during the manufacturing process. For the body element, it needs a kind of equipment, so the photoresist coating is also required. It will be greatly suspended, and Yuan's court said that Du Yi rolled the fossil and built the office again. ^ ^ Publication 7 The gate is located between the drain and source of the semiconductor. Adding an appropriate voltage between φ BI. _ „Between the gate and the semiconductor can control the channel current between the source and the drain. 0 ^ 升 联 作; I3) A threshold voltage is involved in the port Ionic cloth ° 枉 步骤 β Generally speaking, the use of a comprehensive ion implantation
44286 9 五、發明說明(2) 離子摻雜用以調整p井與N井的離子濃度’進而調整啟始電 壓。典型為使用领來進行啟始電壓之調整,佈植能量介於 2 5 - 4 0 K e V之間,劑詈約為备半太人Λ „ w碑母十万公分1 Ε 1 1 - 1 Ε 1 2個離子。 而對於CMOS而言,所诚之啟私番蔽灿 A饵迷之敬始電壓離子佈植造成後續光阻 在晶圓邊緣不良的塗佈。傳雄呈+ + , β 至忡1寻既汉善之方法為增加塗佈光阻 的用量,此種方法將姆加制转姑士、士 石肝螬刀口表柱的成本以及造成許多工業上 的浪費。 目岫的裝程疋在元成氧化層的成長之後,進行全面性 離子掺雜’再塗佈光阻以利於製作後續用途之圖案。利用 原子力顯微鏡觀察成县播之^[ /卜S主JC: 後之氧化層“,及經過離子佈植 別為6.m埃以及14 ”,可知兩者表面的粗縫度分 化層的表面變的較為ΓΓ,二子饰植將導致問極氧 項不利之影響:⑴在光、韓Ί之表面冑光阻塗佈有兩 之摩擦力。⑺此粗糙塗佈的過程中’將有較大 表面積,因此欲達到^表面將比平滑的表面具有較大之 大。這兩個不利的因:壤:先阻塗佈所需的光阻量將變 問題,傳統在離子佈植光阻f蓋不良°為解決上述之 來處理閘極氧化層之表 < 執行一預處理,使用有機溶劑 的特性’使其表面特性:二上述之預處理可改變晶圓表面 水性(hydrophilic)而姆,斥水性(hydrophobic)轉變為親 述所使用之有機溶劑曰進光阻在晶圓上之黏著性,但上 工業污染。 —有,而且對人體有害,也會增加44286 9 V. Description of the invention (2) Ion doping is used to adjust the ion concentration of p-well and N-well 'and then adjust the starting voltage. It is typical to use the collar to adjust the starting voltage. The planting energy is between 2 5-40 K e V, and the dosage is about half a million. „W tablet mother 100,000 cm 1 Ε 1 1-1 Ε 1 2 ions. For CMOS, the sincerity of the priests and the respect of the beginning of the voltage and the voltage ion implantation caused the poor photoresistance coating on the edge of the wafer. Chuan Xiong showed + +, β The first method to find the existing Hanshan is to increase the amount of coated photoresist. This method will convert the cost of the Muga system to the priests and shishigan scalpel table posts and cause a lot of industrial waste.疋 After the growth of the Yuancheng oxide layer, comprehensive ion doping was performed, and then photoresist was applied to facilitate the patterning of subsequent uses. Atomic force microscope was used to observe Chengxian sowing ^ [/ 卜 S Master JC: Later oxide layer ", And the ion implantation is 6.m angstrom and 14", it can be seen that the surface of the rough seam differentiation layer on both surfaces becomes more ΓΓ, and the two-child decoration will lead to the adverse effect of the oxygen term: ⑴ Zaiguang 、 The surface of Han Yu's photoresist coating has two frictional forces. During this rough coating process, there will be greater Area, so if you want to reach ^ the surface will be larger than the smooth surface. These two disadvantages: soil: the amount of photoresistance required to block the coating will become a problem. Defective ° In order to solve the above-mentioned table for processing the gate oxide layer < perform a pre-treatment, use the characteristics of organic solvents to make its surface characteristics: Second, the above-mentioned pre-treatment can change the water surface of the wafer (hydrophilic). The water-based (hydrophobic) is transformed into the organic solvent used to describe the adhesion of the photoresist on the wafer, but the industrial pollution.-Yes, and it is harmful to the human body, and will increase
44286 9 五、發明說明(3) 因此本發明提出一新的觀念,用以解決光阻塗佈不良 之問題且可以避免有毒物質之產生。 發明目的及概述: 本發明之目的為提供一種方法,用以改善因離子佈植 所造成光阻塗佈不良之現象。 本發明之另一目的為改善氧化物粗糙表面之方法。 本發明之再一目的為利用一特定溶液處理離子佈植後 之氧化物表面用以改善其表面特性。 離子佈植的步驟將會對二氧化矽的表面造成粗糙化之 現象,因此本發明揭露一種方法用以改善光阻於晶圓上不 良塗佈之情況。本發明之步驟包含在經過離子佈植後執行 一預處理過程(pre-treatment)來改善光阻將要塗佈的表 面特性。應用於本發明預處理過程之溶液係包含氨水 (40Η )、過氧化氫(H 20 2)所組成之水溶液。利用此處理可 以改善二氧化矽之表面粗糙度,解決光阻塗佈不良之問 題,特別是位於晶圓邊緣處。其化學反應之機制為達到氧 化物溶解與氧化物沈積之可逆反應動態平衡態,也就是包 含氧化物(oxide)、氨水(ΝΗ4〇Η)、過氧化氫(Η2〇2)的可逆 化學反應平衡,改變在二氧化矽表面原子晶格的排列以及44286 9 V. Description of the invention (3) Therefore, the present invention proposes a new concept to solve the problem of poor photoresist coating and avoid the generation of toxic substances. OBJECTS AND SUMMARY OF THE INVENTION The object of the present invention is to provide a method for improving the phenomenon of poor photoresist coating caused by ion implantation. Another object of the present invention is a method for improving the rough surface of an oxide. Another object of the present invention is to treat the surface of the oxide after ion implantation with a specific solution to improve its surface characteristics. The ion implantation step will cause the surface of the silicon dioxide to be roughened. Therefore, the present invention discloses a method for improving the poor coating of the photoresist on the wafer. The steps of the present invention include performing a pre-treatment after ion implantation to improve the surface characteristics of the photoresist to be coated. The solution used in the pretreatment process of the present invention is an aqueous solution composed of aqueous ammonia (40%) and hydrogen peroxide (H 20 2). Using this treatment can improve the surface roughness of silicon dioxide and solve the problem of poor photoresist coating, especially at the edge of the wafer. The mechanism of its chemical reaction is to achieve a dynamic equilibrium state of reversible reaction between oxide dissolution and oxide deposition, that is, a reversible chemical reaction equilibrium including oxide (ammonia), ammonia (NΗ4〇Η), and hydrogen peroxide (Η202). , Changing the arrangement of the atomic lattice on the surface of silicon dioxide and
d42869 五、發明說明(4) --- 可以改善因調整啟始電壓之離子佈植製程所造成之表面粗 糙。此外,此步驟可以同時去除離子佈植所產生的副產物 (by-product)或粒子,所述之處理步驟之溫度範圍約為攝 氏溫度40- 5 0度間,較佳為攝氏45度,溶液的組成物氨水 (ΝΗ40Η):過氧化氫(H2〇2):水(h2〇)的比例約為J . 2_6 15-25,較佳為 1 : 4 : 20* · ‘ 發明詳細說明: 本發明所要揭示的為一種降低氧化物表面粗糙度 法,本發,所揭露之方法包含但不偈限於用以處理經過離 子佈植的氧化層表面,用以改善光阻塗佈之效果。 ί發:一溶液用來處理離子钸植後:氡化I:, 面,以改善其表面特性β其詳細說明將於下述之。 參閱圖―,其為本方法步驟之流程圖例。在步 可以先打備置或提供半導體材料作為一基板或晶圓驟: 可以使用^限定__晶向為< 1GG>之單晶發做為本發!如 實施例=圓,隨後’一些已知之製程如製作井型“ 雜、隔離區域的製作如利用已知之 緣區域技術製作於晶圓之中。 …了或场氧化絕 接著在步驟1 1 〇中, 氧化石夕層形成於晶圓之上,—般在d42869 V. Description of the invention (4) --- It can improve the surface roughness caused by the ion implantation process of adjusting the starting voltage. In addition, this step can remove by-products or particles produced by ion implantation at the same time. The temperature range of the processing step is about 40-50 degrees Celsius, preferably 45 degrees Celsius. The solution The composition of ammonia water (NΗ40Η): hydrogen peroxide (H2O2): water (h2〇) is about J. 2_6 15-25, preferably 1: 4: 20 *. * Detailed description of the invention: The present invention What is to be disclosed is a method for reducing the surface roughness of oxides. In the present invention, the methods disclosed include, but are not limited to, treating the surface of an oxide layer through ion implantation to improve the effect of photoresist coating. ί Hair: a solution used to treat ion implantation: tritium I :, surface to improve its surface characteristics β, its detailed description will be described below. Refer to Figure-this is a flowchart example of the method steps. In this step, you can first prepare or provide a semiconductor material as a substrate or wafer. You can use ^ to limit the single crystal hair with the crystal orientation of <1GG> as the hair! If the embodiment = round, then 'some already Known processes such as the production of well-type "heterogeneous and isolated regions" are made in wafers using known edge region technology.… Or field oxidation is followed by a step of forming oxide layers on the wafer in step 110. On, like
ΕΒϋ 442869 五、發明說明(5) 製作 電 晶體過 程 中均會使用二氧化矽層 做 為 一閘極氧 化 層, 此 二氧化 矽 層一般為利用熱氧化法 形 成 ,製程溫 度 約 為7 0 0至1 1 0 〇°C之間形成厚度約5 0至2 0 0埃 t 當然一般 之 技 術如 化 學氣相 沈 積法以TEOS為反應物也 可 以 形成二氧 化 矽 層。 可以 在 經過離 子 佈植(步驟11 5 )後執行- -預處理過程 (pre-treatment)’ 步驟 120。上述之離 子 佈 植可以為 調 整 啟始 電 壓之離 子 佈植或為其它目的之離 子 佈 植。由背 景 說 明可 知 ,離子 佈 植的步驟將會對二氧化 矽 的 表面造成 粗 糙 化之 現 象。因 此 使用本發明之預處理步 驟 則 可以改善 上 述 現象 所 之造成 之 影響。此外,即使沒有 經 過 離子佈植 之 步 驟也 可 以使用 本 發明之配方來處理二氧 化 矽 之表面使 其 達 到較 佳 之表面 特 性。是故,本發明應用 於 啟 始電壓調 整 之 離子 佈 植後之 處 理只是本發明之一較佳 應 用 實施例, 非 用 以限 定 本發明 適 用之範圍。本發明提出 之 預 處理步驟 使 用 一溶 液 處理所 述 之二氧化矽層,舉一較 佳 實 施例而言 j 上 述之 溶 液配方 為 APM (ammonin peroxide m ] t Xture; APM), 其包含 氨 水(νη4οη)、過氧化氫(h2o2)所組成之 水 溶 液β 利 用ΑΡΜ處理可以回復(recover)二 氧 化 矽之表面 平 整, 降 低其粗 度,甚至可以比未經過 離 子 佈植時的 表 面 還平 坦 。同理 應用本發明可以解決光 阻 塗 佈不良之 問 題, 特 別是位 於 晶圓邊緣之處。利用原 子 力 顯微鏡觀 察 之 結果 顯 示於圖 ,其粗糙度降到2. 8 0 6埃左右,甚至比未ΕΒϋ 442869 V. Description of the invention (5) The silicon dioxide layer is used as a gate oxide layer in the process of making the transistor. This silicon dioxide layer is generally formed by a thermal oxidation method, and the process temperature is about 700 to A thickness of about 50 to 200 angstroms is formed between 110 ° C. Of course, a general technique such as chemical vapor deposition using TEOS as a reactant can also form a silicon dioxide layer. The pre-treatment 'step 120 can be performed after the ion implantation (step 115). The above-mentioned ion implantation can be an ion implantation for adjusting the start voltage or an ion implantation for other purposes. The background description shows that the ion implantation step will cause a roughening of the surface of the silicon dioxide. Therefore, the use of the pretreatment step of the present invention can improve the influence caused by the above phenomenon. In addition, the formulation of the present invention can be used to treat the surface of silicon dioxide to achieve better surface characteristics even without the steps of ion implantation. Therefore, the processing of the present invention after the ion implantation of the initial voltage adjustment is only one of the preferred application embodiments of the present invention, and is not intended to limit the scope of application of the present invention. The pretreatment step proposed in the present invention uses a solution to process the silicon dioxide layer. For a preferred embodiment, the above solution formula is APM (ammonin peroxide m] t Xture; APM), which contains ammonia (νη4οη). ), The aqueous solution β composed of hydrogen peroxide (h2o2) can be used to recover the surface of the silicon dioxide, reduce its thickness, and even be flatter than the surface without ion implantation. Similarly, the application of the invention can solve the problem of poor photoresist coating, especially at the edge of the wafer. The results of observation with an atomic force microscope are shown in the figure, and the roughness is reduced to about 2.86 angstroms, which is even less than that of
第8頁 44286 9 五、發明說明(6) 經過離子佈植時的表面粗糙度6. 60 5埃還平坦。其作用之 機制為可以達到氧化物溶解與氧化物沈積可逆反應之動態 平衡(dynamic equilibrium state),也就是包含氧化物 (oxi de)、氨水(ΜΑΗ)、過氧化氫(h2〇2)的可逆化學反應 平衡。由圖二的實驗資料可知,使用APM強化之動態平衡 反應可以有效降低二氧化石夕表面之粗链度,並且進而消除 在後續微影光阻塗佈過程中塗佈不良之因子。上述可逆化 學反應之作用有如對薄膜進行「回火」之效果,其可以改 ,在一氧化矽表面原子晶格的排列以及可以改善因啟始電 壓離子佈植所造成之表面粗糖。 除此之 .., ,+J M问S子去除離子佈植所產生的副 座物(by-product)或粒子。Λ卜对盅匕 於笼时主二l * λα 此放果也可以降低當光阻旋塗Page 8 44286 9 V. Description of the invention (6) Surface roughness 6.60 5 angs flat even after ion implantation. The mechanism of its action is to achieve the dynamic equilibrium state of the reversible reaction of oxide dissolution and oxide deposition, that is, the reversible reaction including oxide (oxi de), ammonia (MAY), and hydrogen peroxide (h2O2). Chemical reaction equilibrium. From the experimental data in Figure 2, it can be seen that the use of APM-enhanced dynamic equilibrium reaction can effectively reduce the coarse chain degree on the surface of the dioxide and further eliminate the factors of poor coating in the subsequent lithographic photoresist coating process. The above-mentioned reversible chemical reaction has the effect of "tempering" the film, which can modify the arrangement of the atomic lattice on the surface of silicon monoxide and improve the surface coarse sugar caused by the initial voltage ion implantation. In addition to ..,, + J M is used to remove by-products or particles produced by ion implantation. Λ 对 pair cup dipper When the cage is the main two l * λα This release can also reduce the photoresist spin coating
於濤膜表面上時的阻力及降侗伞R 塗佑λ # π如&及降低先阻使用量,以利於光阻的 A怖。在一貫施例争,佶 4 ^ ^ ^ ^ 4 0 -5 0^ pi h A PM步驟之溫度範圍約 勺傅氏,皿度4ϋ bU度間’較佳為攝 々冰认,1 氨水(NH40H):過氧化氫(fj 45度。洛液的組成物 ·· 2-6 : 矽表面上進行光阻“ :AP二處二步驟處理過之二氧化 特性已經被改善,所以提供一 。由於二氧化矽表面 後續光阻的塗佈,且可以改善a 條件的塗佈表面以利於 象。本方法不同於習知技術利;=佈不良之現 文日日圓表面之極性用以The resistance on the surface of the Tao film and the parachute umbrella R Tu You λ # π such as & and reduce the use of the first resistance, in order to facilitate the photo-resistance. In the conventional example, the temperature range of 佶 4 ^ ^ ^ ^ 4 0 -5 0 ^ pi h A PM step temperature is about Fu Shi, the degree of 4 ϋ bU degree 'is better to take the ice, 1 ammonia (NH40H ): Hydrogen peroxide (fj 45 degrees. Composition of Luo solution ... 2-6: Photoresist on silicon surface ": The oxidation characteristics of the two-step treatment in AP two steps have been improved, so one is provided. The subsequent photoresist coating on the silicon oxide surface can improve the coating surface of condition a to facilitate the image. This method is different from the conventional technique; = the polarity of the current Japanese yen surface with poor cloth is used to
4428 6 9 五、發明說明(7) 增加光阻之黏著能力。而本發明為利用氮水與過氧化氫的 水溶液達到氧化物與溶液的化學反應平衡,在反應之後氧 化層之厚度將不會減少,且此APM預處理的淨反應可以得 到平坦的二氧化矽表面β此外,光阻塗佈的用量可以從每 片晶圓3. 5 c. c.減少到每片晶圓只需2.0 c,c.e所以本發 明還可以附帶降低製程的成本。對於晶圓邊緣的光阻塗佈 也會有顯著地改善。 發明以較佳實施例說明如上,而熟悉此領域技藝者, 在不脫離本發明之精神範圍内,當可作些許更動潤飾,其 專利保護範圍更當視後附之申請專利範圍及其等同領域而 定。4428 6 9 V. Description of the invention (7) Increase the adhesion of photoresist. The present invention uses an aqueous solution of nitrogen water and hydrogen peroxide to achieve a chemical reaction equilibrium between the oxide and the solution. After the reaction, the thickness of the oxide layer will not decrease, and the net reaction of the APM pretreatment can obtain flat silicon dioxide. Surface β In addition, the amount of photoresist coating can be reduced from 3.5 cc per wafer to 2.0 c per wafer, so the present invention can also reduce the cost of the process. There will also be significant improvements in photoresist coating on wafer edges. The invention is described above with reference to the preferred embodiments. Those skilled in the art can make some modifications to the invention without departing from the spirit of the invention. The scope of patent protection should be regarded as the scope of the attached patent application and its equivalent. It depends.
第10頁Page 10
第11頁Page 11
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW89110431A TW442869B (en) | 2000-05-30 | 2000-05-30 | Method for avoiding poor photoresist spreading caused by ion implantation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW89110431A TW442869B (en) | 2000-05-30 | 2000-05-30 | Method for avoiding poor photoresist spreading caused by ion implantation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW442869B true TW442869B (en) | 2001-06-23 |
Family
ID=21659899
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW89110431A TW442869B (en) | 2000-05-30 | 2000-05-30 | Method for avoiding poor photoresist spreading caused by ion implantation |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW442869B (en) |
-
2000
- 2000-05-30 TW TW89110431A patent/TW442869B/en not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7124137B2 (en) | Patterned inorganic layers, radiation patterning compositions, and corresponding methods | |
| TW479299B (en) | Method for improving electrical properties of high dielectric constant films | |
| TWI277831B (en) | Resist pattern swelling material, and method for patterning using same | |
| CN113039486A (en) | Hard mask manufacturing method capable of being used in next generation photoetching | |
| US6091109A (en) | Semiconductor device having different gate oxide thicknesses by implanting halogens in one region and nitrogen in the second region | |
| TW201110209A (en) | Substrate treating method and method of manufacturing semiconductor device using the same | |
| TWI223846B (en) | Manufacture method of semiconductor device with gate insulating films of different thickness | |
| TW200300571A (en) | Semiconductor device having a low-resistance gate electrode | |
| TW201125044A (en) | Work function adjustment in high-k gate stacks including gate dielectrics of different thickness | |
| TWI304999B (en) | Semiconductor device with multi-gate dielectric layer and method for fabricating the same | |
| JP2001015612A5 (en) | ||
| CN109728096B (en) | Ferroelectric field effect transistor based on nanocrystal embedded in alumina material and preparation method | |
| TW201013751A (en) | Methods of making semiconductor devices | |
| TW200426917A (en) | Method for removing photoresist in semiconductor manufacturing process | |
| CN1284214C (en) | Method for enhanced oxidation of MOS transistor gate corners | |
| CN112635565B (en) | A two-dimensional semiconductor transistor structure with controllable performance and preparation method thereof | |
| CN111554745B (en) | Ferroelectric capacitor, ferroelectric field effect transistor and preparation method | |
| JP4150548B2 (en) | Manufacturing method of semiconductor device | |
| CN102169830A (en) | Manufacturing method of metal semiconductor compound film | |
| TW442869B (en) | Method for avoiding poor photoresist spreading caused by ion implantation | |
| TWI528455B (en) | Semiconductor device manufacturing method | |
| TWI301296B (en) | Method for fabricating a hard mask polysilicon gate | |
| TWI228789B (en) | Method for producing dielectric layer of high-k gate in MOST | |
| KR100814372B1 (en) | Manufacturing Method of Semiconductor Device | |
| CN112687826B (en) | Preparation method of quantum dot device and quantum dot device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MK4A | Expiration of patent term of an invention patent |