[go: up one dir, main page]

US20020005296A1 - Surface mount package for long lead devices - Google Patents

Surface mount package for long lead devices Download PDF

Info

Publication number
US20020005296A1
US20020005296A1 US09/949,558 US94955801A US2002005296A1 US 20020005296 A1 US20020005296 A1 US 20020005296A1 US 94955801 A US94955801 A US 94955801A US 2002005296 A1 US2002005296 A1 US 2002005296A1
Authority
US
United States
Prior art keywords
package
plated
leads
surface mount
mount package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/949,558
Other versions
US6423906B2 (en
Inventor
Bily Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harvatek Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/949,558 priority Critical patent/US6423906B2/en
Publication of US20020005296A1 publication Critical patent/US20020005296A1/en
Application granted granted Critical
Publication of US6423906B2 publication Critical patent/US6423906B2/en
Assigned to HARVATEK CORP. reassignment HARVATEK CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, BILY
Assigned to HARVATEK CORP. reassignment HARVATEK CORP. CORRECTIVE COVERSHEET TO CORRECT PATENT NUMBER 6423908 THAT WAS PREVIOUSLY RECORDED ON REEL 016851, FRAME 0005. Assignors: WANG, BILY
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/301—Assembling printed circuits with electric components, e.g. with resistor by means of a mounting structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/049—PCB for one component, e.g. for mounting onto mother PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10651—Component having two leads, e.g. resistor, capacitor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10666—Plated through-hole for surface mounting on PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742—Details of leads
    • H05K2201/1075—Shape details
    • H05K2201/10757—Bent leads
    • H05K2201/10765—Leads folded back, i.e. bent with an angle of 180 deg
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3447—Lead-in-hole components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H05K3/368—Assembling printed circuits with other printed circuits parallel to each other

Definitions

  • This invention relates to package for electronic devices, in particular to a surface mount package.
  • FIG. 1A shows top view of a conventional package for a typical long lead device.
  • a substrate 20 has two via holes 24 through which the leads of a device (not shown) can extend.
  • FIG. 1B shows the side view of section A-A′ of FIG. 1A.
  • the substrate 20 has two grooves 22 outside the via holes 24 .
  • FIG. 1D shows the side view of the package with a device 10 inserted through the package.
  • the two leads 12 of the device 10 are inserted through the substrate 20 and bent outward. Because of the recessed grooves 22 , the bottom ends of the bent leads 12 are flush with the bottom of the substrate 20 .
  • the bottom surface of the package is flat for surface mounting to a printed circuit board.
  • the rounded ends of the leads do not provide a big contact area for soldering to the printed circuit board, the soldering reliability.
  • the ends of the leads 12 may be crimped flat to increase the contact area, the increase in soldering, area is limited.
  • An object of this invention is provide a package for surface mounting of long-lead electronic devices. Another object of this invention is to provide a big-area bonding pad for improving the soldering reliability of a surface mount package.
  • FIG. 1A shows a top view of a prior art surface mount package
  • FIG. 1B shows a section view of the package shown in FIG. 1A
  • FIG. 1C shows the bottom view of the package shown in FIG. 1A
  • FIG. 1D shows the side view of the package when a long-lead device is mounted.
  • FIG. 2A shows the top view of the package of the present invention
  • FIG. 2B shows the section view of the package shown in FIG. 2A
  • FIG. 2C shown the bottom view of the package shown in FIG. 2A
  • FIG. 2D shows the side view of the package with a long-lead device mounted.
  • FIG. 2A The top view of package of the present invention is shown in FIG. 2A.
  • the insulating substrate 30 of the package has two via holes 34 .
  • the via holes are plated through with soldering material 36 as shown in the section view of the package FIG. 2B.
  • the bottom of the plated-through metal 36 adheres to the bottom of the substrate 30 and is enlarged into flat pads as shown in FIG. 2C. These enlarged bottom pads provide reliable soldering contacts for surface mounting to a mother-board.
  • FIG. 2D shows the side view of the package with the leads 12 of a long-lead device 10 inserted into the plated-through via holes of the substrate 30 .
  • the soldering material of plated-through holes forms an intimate soldered contact with the long leads 12 .
  • the enlarged bottom pads 36 of the plated-through via holes can form intimate soldered contacts with a motherboard (not shown).
  • the soldering material 36 for the via hole can be a tin-lead alloy, which melts upon heating.
  • the leads 22 of the device 10 can be folded inside the plated-through via hole 36 as shown in FIG. 2E. Folding provides more contact area of the leads 22 with the plated-through 36 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

Via holes are plated through the substrate of a surface mount package. The leads of an electronic device is inserted in the plated-through via holes. The bottom of the plated through metal is enlarged as pads to provide reliable soldering surfaces to a motherboard. Upon heating the leads are soldered to the walls of the plated through via holes. Alternatively, the leads can be folded before inserting into the plated-through via holes.

Description

    BACKGROUND OF THE INVENTION
  • (1) Field of the Invention [0001]
  • This invention relates to package for electronic devices, in particular to a surface mount package. [0002]
  • (2) Background of the Invention [0003]
  • Many kinds of electronic devices such as capacitors, resistors have long leads. With the advent of printed circuits, it is desirable to use surface mount packages for the devices for easy connection to the printed circuit board. [0004]
  • FIG. 1A shows top view of a conventional package for a typical long lead device. A [0005] substrate 20 has two via holes 24 through which the leads of a device (not shown) can extend. FIG. 1B shows the side view of section A-A′ of FIG. 1A. The substrate 20 has two grooves 22 outside the via holes 24. When the leads of a device is inserted through the via holes, the leads are bent outward against the grooves 22 and recessed in the grooves 22 as shown in FIG. 1C. FIG. 1D shows the side view of the package with a device 10 inserted through the package. The two leads 12 of the device 10 are inserted through the substrate 20 and bent outward. Because of the recessed grooves 22, the bottom ends of the bent leads 12 are flush with the bottom of the substrate 20. Thus the bottom surface of the package is flat for surface mounting to a printed circuit board.
  • However the rounded ends of the leads do not provide a big contact area for soldering to the printed circuit board, the soldering reliability. Although the ends of the [0006] leads 12 may be crimped flat to increase the contact area, the increase in soldering, area is limited.
    • SUMMARY OF THE INVENTION
  • An object of this invention is provide a package for surface mounting of long-lead electronic devices. Another object of this invention is to provide a big-area bonding pad for improving the soldering reliability of a surface mount package. [0007]
  • These objects are achieved by using plated through via holes in the substrate of the surface-mount package. The leads of the device are inserted into the plated through via holes. The bottom of the plated through metal is enlarged as a pad to provide a large reliable surface mounting surface. Upon heating, the leads are soldered to the walls of the plated through holes. Alternatively, the leads of leads can be folded before inserting into the plated through holes. [0008]
    • BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWING
  • FIG. 1A shows a top view of a prior art surface mount package, FIG. 1B shows a section view of the package shown in FIG. 1A; FIG. 1C shows the bottom view of the package shown in FIG. 1A; FIG. 1D shows the side view of the package when a long-lead device is mounted. [0009]
  • FIG. 2A shows the top view of the package of the present invention, FIG. 2B shows the section view of the package shown in FIG. 2A; FIG. 2C shown the bottom view of the package shown in FIG. 2A; FIG. 2D shows the side view of the package with a long-lead device mounted.[0010]
    • DETAILED DESCRIPTION OF THE INVENTION
  • The top view of package of the present invention is shown in FIG. 2A. The [0011] insulating substrate 30 of the package has two via holes 34. The via holes are plated through with soldering material 36 as shown in the section view of the package FIG. 2B. The bottom of the plated-through metal 36 adheres to the bottom of the substrate 30 and is enlarged into flat pads as shown in FIG. 2C. These enlarged bottom pads provide reliable soldering contacts for surface mounting to a mother-board.
  • FIG. 2D shows the side view of the package with the [0012] leads 12 of a long-lead device 10 inserted into the plated-through via holes of the substrate 30. Upon heating, the soldering material of plated-through holes forms an intimate soldered contact with the long leads 12. Meanwhile, the enlarged bottom pads 36 of the plated-through via holes can form intimate soldered contacts with a motherboard (not shown).
  • The soldering [0013] material 36 for the via hole can be a tin-lead alloy, which melts upon heating.
  • If the long leads of the [0014] device 10 is very thin, the leads 22 of the device 10 can be folded inside the plated-through via hole 36 as shown in FIG. 2E. Folding provides more contact area of the leads 22 with the plated-through 36.
  • While the preferred embodiment of the invention has been described, it will be apparent to those skilled in the art that various modifications may be made in the embodiment for the surface mount package without departing from the spirit of the present invention. Such modifications are all within the scope of this invention. [0015]

Claims (5)

1. A surface-mount package for an electronic device with at least one long lead wire comprising:
an insulating substrate;
at least one via hole through said substrate for said lead wire to be inserted, and
soldering material plating along the wall of said via hole for soldering to said lead wire and extending into a flat soldering pad along the bottom of said substrate for surface mounting to a motherboard.
2. A surface mount package for an electronic device as described in claim 1, wherein there are two via holes.
3. A surface mount package as described in claim 1, wherein said lead wire is inserted to a depth no deeper than the thickness of the substrate.
4. A surface mount package as described in claim 1, wherein said lead wire is folded inside said via hole.
5. A surface mount package as described in claim 1, wherein said soldering material is a tin-lead alloy.
US09/949,558 1999-09-21 2001-09-10 Surface mount package for long lead devices Expired - Lifetime US6423906B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/949,558 US6423906B2 (en) 1999-09-21 2001-09-10 Surface mount package for long lead devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US39903999A 1999-09-21 1999-09-21
US09/949,558 US6423906B2 (en) 1999-09-21 2001-09-10 Surface mount package for long lead devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US39903999A Continuation 1999-09-21 1999-09-21

Publications (2)

Publication Number Publication Date
US20020005296A1 true US20020005296A1 (en) 2002-01-17
US6423906B2 US6423906B2 (en) 2002-07-23

Family

ID=23577884

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/949,558 Expired - Lifetime US6423906B2 (en) 1999-09-21 2001-09-10 Surface mount package for long lead devices

Country Status (1)

Country Link
US (1) US6423906B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102843857A (en) * 2011-06-24 2012-12-26 发那科株式会社 Printed wiring board with lands

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4057395B2 (en) * 2002-10-31 2008-03-05 三菱電機株式会社 Capacitor mounting structure and semiconductor device
CN104966709B (en) * 2015-07-29 2017-11-03 恒劲科技股份有限公司 Package substrate and manufacturing method thereof

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2754486A (en) * 1953-10-20 1956-07-10 Stackpole Carbon Co Printed circuit electrical component
US3991347A (en) * 1975-01-31 1976-11-09 Amp Incorporated Plated-through hole soldering to filter body
US4303798A (en) * 1979-04-27 1981-12-01 Kollmorgen Technologies Corporation Heat shock resistant printed circuit board assemblies
US5180440A (en) * 1988-11-23 1993-01-19 Pace Incorporated Printed circuit thermocouple arrangements for personnel training and equipment evaluation purposes
US5160270A (en) * 1989-06-13 1992-11-03 General Datacomm, Inc. Integrated circuit packages using tapered spring contact leads for direct mounting to circuit boards
US5203077A (en) * 1991-09-11 1993-04-20 Prabhakara Reddy Method for mounting large discrete electronic components
JP3093476B2 (en) * 1992-08-31 2000-10-03 ローム株式会社 Electronic component and its mounting method
US5319159A (en) * 1992-12-15 1994-06-07 Sony Corporation Double-sided printed wiring board and method of manufacture thereof
TW381328B (en) * 1994-03-07 2000-02-01 Ibm Dual substrate package assembly for being electrically coupled to a conducting member
US5699613A (en) * 1995-09-25 1997-12-23 International Business Machines Corporation Fine dimension stacked vias for a multiple layer circuit board structure
US5726862A (en) * 1996-02-02 1998-03-10 Motorola, Inc. Electrical component having formed leads
US6071756A (en) * 1998-08-20 2000-06-06 Lockheed Martin Corporation Method for holding components in place during soldering

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102843857A (en) * 2011-06-24 2012-12-26 发那科株式会社 Printed wiring board with lands

Also Published As

Publication number Publication date
US6423906B2 (en) 2002-07-23

Similar Documents

Publication Publication Date Title
EP0767495B1 (en) Surface-mounting type semiconductor device
US7733664B2 (en) Electronic component mounting structure
US6423906B2 (en) Surface mount package for long lead devices
JP3751472B2 (en) Double-sided pattern sheet metal parts and printed wiring board
JPH0888103A (en) Surface mount electronic components
JP2703861B2 (en) Stress-resistant chip component and its mounting method
JPH1041605A (en) Electronic component mounting structure
EP1416778A3 (en) Small and securely-soldered electronic unit
JPH0590100A (en) Electronic parts
JPH0444293A (en) Printed circuit board
JP2002050846A (en) Surface mount package device for long lead
JP2761273B2 (en) Printed wiring board
JP3424329B2 (en) Electronic components
JP2501678Y2 (en) Circuit board device
JP2858252B2 (en) Electrode structure of electronic components for surface mounting
JP2636332B2 (en) Printed board
JP2991055B2 (en) Surface mount electronic components
JP2727950B2 (en) Chip type electrolytic capacitor
JPH084696Y2 (en) Hybrid integrated circuit
JPH11354383A (en) Electronic component, manufacture thereof and seat therefor
JPH03290987A (en) Base for discrete part
KR200210469Y1 (en) Lead terminal for surface mounting of printed circuit board
JP2925376B2 (en) Circuit board
JPH0685140A (en) Semiconductor device
JP2007123718A (en) Electronic circuit device

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: HARVATEK CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, BILY;REEL/FRAME:016851/0005

Effective date: 20051003

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: HARVATEK CORP., TAIWAN

Free format text: CORRECTIVE COVERSHEET TO CORRECT PATENT NUMBER 6423908 THAT WAS PREVIOUSLY RECORDED ON REEL 016851, FRAME 0005.;ASSIGNOR:WANG, BILY;REEL/FRAME:017125/0439

Effective date: 20051003

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12