US20020190386A1

US20020190386A1 - Metal capacitors with damascene structures

Info

Publication number: US20020190386A1
Application number: US10/024,711
Authority: US
Inventors: Chen-Chiu Hsue; Shyh-Dar Lee
Original assignee: Silicon Integrated Systems Corp
Current assignee: United Microelectronics Corp
Priority date: 2001-06-15
Filing date: 2001-12-21
Publication date: 2002-12-19
Anticipated expiration: 2021-06-15
Also published as: US6504205B1

Abstract

This invention provides a metal capacitor with damascene structures. Before the thin-film capacitor is formed, the underlying interconnections, such as a first Cu wire and a second Cu wire, are fabricated with Cu by damascene processes. The thin-film capacitor is composed of a first metal layer contacting the first Cu wire, a dielectric layer and a second metal layer. A first Cu damascene structure and a second Cu damascene structure are disposed on the thin-film capacitor and the second Cu wire, respectively.

Description

This application is a continuation-in-part of U.S. application Ser. No. 09/880,782, filed Jun. 15, 2001, now allowed.[0001]

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates in general to an integrated circuit including capacitors. In particular, the present invention relates to capacitors with damascene structures.

2. Description of the Related Art

Capacitors are deployed in various integrated circuits. For example, capacitors can be used as decoupling capacitors to provide improved voltage regulation and noise immunity for power distribution. Capacitors also have wide applications in analog/logic, analog-to-digital, mixed signal, radio frequency circuits and so on.

A conventional method of manufacturing a semiconductor apparatus including a

capacitor

20 formed of metal-insulator-metal layers is described with reference to FIGS. 1A-1D. As shown in FIG. 1A, an aluminum layer is deposited on an insulator 12 which contains interconnections and is formed on a silicon substrate having devices (not shown) thereon and therein. The aluminum layer is then patterned by masking and etching to form

wires

14 a and 14 b. As shown in FIG. 1B, an insulator 16 with a tungsten plug 18 (hereafter “W-plug”) used to connect the aluminum wire 14 a and the to-be-formed capacitor is formed on the

aluminum wires

14 a and 14 b and the insulator 12. As shown in FIG. 1C, a first conductive plate 21, a dielectric layer 22 and a second conductive plate 23 are sequentially deposited on the insulator 16 and the W-plug 18, and then patterned by masking and etching to obtain a capacitor 20. The first conductive plate 21, the bottom electrode, is connected with the aluminum wire 14 a through the W-plug 18. Another insulator 26 is deposited on the insulator 16 and the capacitor 20. The

insulators

16 and 26 are patterned and W-plug 28 a and W-plug 28 b are formed therein. As shown in FIG. 1D, an aluminum layer (not shown) is deposited on the insulator 26 and the W-

plugs

28 a and 28 b. The aluminum layer is then patterned by masking and etching to form

wires

34 a and 34 b. The aluminum wire 34 a is connected with the second conductive plate 23 through the W-plug 28 a. The aluminum wire 34 b is connected with the aluminum wire 14 b through the W-plug 28 b.

This method for integrating the

capacitor

20 into an integrated circuit requires several masking and etching steps to form the capacitor 20, which may increase overall fabrication costs. Moreover, if a greater capacitance of the plane capacitor 20 is required, a greater area of the plane capacitor 20 is needed. This will sacrifice the spaces between the capacitor 20 and the nearby wires and make scaling down difficult. Furthermore, a drop height exists between the capacitor area and the non-capacitor area, resulting in an uneven topography of the insulator 26.

A method of manufacturing a capacitor while simultaneously forming a dual damascene via is disclosed in U.S. Pat. No. 6,025,226. In the '226 patent, a conductor which is used to form a bottom electrode is deposited in the openings for the via and capacitor. However, the conductor should be sufficiently thick to fill the via opening and sufficiently thin to not planarize the capacitor opening. It is difficult to form such a conductor.

Besides, the aluminum used to fabricate the traditional interconnections cannot satisfy the trends of enhanced integration and speed of data transmission. Copper (Cu) has high electric conductivity to reduce RC delay and can be substituted for aluminum as conducting wires. The use of copper as the conducting wires requires the use of processes, that is, damascene processes, because copper cannot be patterned by etching processes. This is because the boiling point of copper chloride (CuCl ₂) produced by copper and the chlorine plasma usually used to etch metal is relatively high, about 1500° C. Therefore, Cu processes should be used to fabricate an integrated circuit including a capacitor.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide metal capacitors with a damascene process.

It is another object of the invention to reduce the drop height existing between the capacitor area and the non-capacitor area.

Yet another object of the invention is to use the Cu processes to fabricate the integrated circuit including capacitors to reduce RC delay.

The present invention provides a metal capacitor with damascene structures. A first Cu wire and a second Cu wire are disposed in a first insulator. A second insulator with an opening is disposed on the first insulator, wherein the opening is positioned on the first Cu wire. A first metal layer is conformally disposed in the opening and contacts the surface of the first Cu wire. A dielectric layer is conformally disposed on the first metal layer in the opening. A second metal layer is conformally disposed on the dielectric layer in the opening. A third insulator is disposed on the second insulator and the second metal layer. A first Cu damascene structure and a second Cu damascene structure are disposed in the second and third insulators, wherein the first Cu damascene structure is composed of a third Cu wire and a first Cu plug and the second Cu damascene structure is composed of a fourth Cu wire and a second Cu plug, wherein the second metal layer is connected with the third Cu wire through the first Cu plug, and the fourth Cu wire is connected with the second Cu wire through the second Cu plug. A first sealing layer is disposed between the second Cu wire and the second insulator. A second sealing layer is disposed on the third and fourth Cu wires.

These and other objects of the present invention will become readily apparent upon further review of the following specification and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given herein and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention. [0015]
FIGS. [0016] 1A˜1D depict the method for integrating the capacitors into the interconnection processes according to the prior art; and
FIGS. [0017] 2A˜2I depict the method for forming a metal capacitor with a damascene process according to the embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention provides a thin-film capacitor which can be integrated into Cu damascene structures. Before the thin-film capacitor is formed, the underlying interconnections, such as a first Cu wire and a second Cu wire, are fabricated with Cu by damascene processes. The thin-film capacitor is composed of a first metal layer contacting the first Cu wire, a dielectric layer and a second metal layer. A first Cu damascene structure and a second Cu damascene structure are disposed on the thin-film capacitor and the second Cu wire, respectively. [0018]
The following embodiment disposes an example method of forming the capacitors with damascene structures. Embodiment A method for forming metal capacitors with a damascene process according to the embodiment of the present invention is described here with reference to FIGS. [0019] 2A˜2J.
In FIG. 2A, the [0020] insulator 106, preferably about 2,000˜6,000 Å, is formed on the insulator 102. The insulator 102 may include interconnections and is formed on a substrate, such as a silicon semiconductor substrate, which includes numerous devices thereon and therein. The particular design of the underlying integrated circuit has not been shown in order to more clearly describe and show the aspects of the present invention.
As shown in FIG. 2B, the [0021] insulator 106 is patterned by etching to form openings therein.
As shown in FIG. 2C, a [0022] barrier layer 103 is conformally formed on the insulator 106 in the openings. Copper metal is then formed on the barrier layer 103 and filled in the openings. A chemical mechanical polish (CMP) process is executed to remove the undesirable copper and barrier layer 103 to form copper wires 104 a and 104 b. A sealing layer 108, preferably about 100˜400 Å in thickness, is formed at least on the Cu wires 104 a and 104 b. In this figure the sealing layer 132 is formed on the insulator 120 and the Cu wires 130 a and 130 b as an example. The material of the sealing layer 108 can be silicon nitride or silicon carbide.
Referring to FIG. 2D, an [0023] insulator 110 is formed on the sealing layer 108.
Referring to FIG. 2E, an [0024] opening 112 is formed in the insulator 110 and the sealing layer 108 exposing the surface of the copper wire 104 a which will contact a bottom electrode. The opening 112 is defined to form a capacitor including a bottom electrode, a dielectric layer and an upper electrode. The height of the insulator 110 and the area of the opening 112 control the capacitance of the capacitor. Therefore, the capacitance of the capacitor can be increased without sacrificing the spaces between the capacitor and the nearby wires. Thus, an integrated circuit including the capacitor can be scaled down easily.
With reference to FIG. 2F, a [0025] first metal layer 114, a dielectric layer 116 and a second metal layer 118 are conformally formed on the insulator 110 in the opening 112. The first metal layer 114 has a thickness ranging from 100 to 2,000 Å. The dielectric layer 116 has a thickness ranging from 100 to 1,200 Å. The thickness of this dielectric layer 116 depends on the particular application of the capacitor and the desired capacitance. The second metal layer 118 has a thickness ranging from 100 to 2,000 Å. The material used to form the first metal layer 114 and the second metal layer 118 can be titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), aluminum copper alloy (AlCu), or the like. The material used to form the dielectric layer 116 has a high dielectric constant, which can be silicon nitride (Si₃N₄), silicon oxynitride (SiON), silicon carbide (SiC), tantalum oxide (TaO₂), zirconium oxide (ZrO₂), hafnium oxide (HfO₂), aluminum oxide (Al₂O₃) or other high dielectric constant materials.
With reference to FIG. 2G, chemical mechanical polish (CMP) removes the undesirable [0026] first metal layer 114, the undesirable dielectric layer 116 and the undesirable second metal layer 118 until the underlying insulator 110 is exposed. The first metal layer 114 remaining in the opening 112 functions as a bottom electrode, while the remaining dielectric layer 116 functions as a capacitor dielectric, and the remaining second metal layer 118 functions as an upper electrode, thereby obtaining the capacitor 140. The bottom electrode 114 contacts the Cu wire 104 a.
According to the above-mentioned steps of forming the [0027] capacitor 140, only one mask is needed to define the opening 112 for imbedding the capacitor 140 therein, and chemical mechanical polishing technology is used to define the capacitor 140. Therefore, the number of masking and etching steps is reduced and the cost of manufacturing the integrated circuit including the capacitor 140 is reduced. Moreover, the drop height between the capacitor area and the non-capacitor area is avoided.
As shown in FIG. 2H, an [0028] insulator 120 is formed on the capacitor 140 and the insulator 110.
A dual damascene process is proceeded, as shown in FIGS. 2I and 2J. Dual damascene patterns, including [0029] trenches 124 a and 124 b and vias 122 a and 122 b, are formed in the insulator 120 and the insulator 110. The via 122 b exposes the surface of the Cu wire 104 b, and the via 122 a exposes the surface of the upper electrode 118.
With reference to FIG. 2J, a [0030] barrier layer 126 is conformally formed on the insulators 120 and 110, in the trenches 124 a and 124 b and vias 122 a and 122 b. Cu is formed above the barrier layer 126 and fills the trenches 124 a and 124 b and vias 122 a and 122 b. Chemical mechanical polishing removes the undesirable Cu and the barrier layer 126 to form Cu wires 130 a and 130 b and Cu plugs 128 a and 128 b. A sealing layer 132 is formed at least on the Cu wires 130 a and 130 b. In this figure the sealing layer 132 is formed on the insulator 120 and the Cu wires 130 a and 130 b as an example. The material used to fabricate the sealing layer 132 can be silicon nitride or silicon carbide, which are used to prevent the Cu atoms of the wires 130 a and 130 b from diffusing. The upper electrode 118 is connected with the Cu wire 130 a through the Cu plug 128 a, and the Cu wire 104 b is connected with the Cu wire 130 b through the Cu plug 128 b.
Sequential interconnection processes (e.g. Cu processes) are performed until the interconnections are complete. [0031]
The above-mentioned [0032] insulators 102, 106, 110 and 120 can be formed by low dielectric constant (K) materials, such as doped or undoped silicon oxide, SOP low K material, such as FLARE®, Si4C®, PAE-II® and so on, and CVD low K material, such as blackdiamond™ (BD™), Coral™, Greendot™, Aurora™ and so on.
While the present invention is described by preferred embodiments, it should be understood that the invention is not limited to these embodiments in any way. On the contrary, it is intended to cover all the modifications and arrangements as they would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be interpreted in the broadest sense so as to encompass all the modifications and arrangements. [0033]

Claims

What is claimed is:

1. A metal capacitor with damascene structures, comprising:

a first Cu wire and a second Cu wire disposed in a first insulator;

a second insulator having an opening disposed on the first insulator, wherein the opening is positioned on the first Cu wire;

a first metal layer conformally disposed in the opening and contacting the surface of the first Cu wire;

a dielectric layer conformally disposed on the first metal layer in the opening;

a second metal layer conformally disposed on the dielectric layer in the opening;

a third insulator disposed on the second insulator and the second metal layer;

a first Cu damascene structure and a second Cu damascene structure disposed in the second and third insulators, wherein the first Cu damascene structure is composed of a third Cu wire and a first Cu plug and the second Cu damascene structure is composed of a fourth Cu wire and a second Cu plug, wherein the second metal layer is connected with the third Cu wire through the first Cu plug, and the fourth Cu wire is connected with the second Cu wire through the second Cu plug;

a first sealing layer disposed between the second Cu wire and the second insulator; and

a second sealing layer disposed on the third and fourth Cu wires.

2. The metal capacitor with damascene structures as claimed in claim 1, wherein the material of the first metal layer is selected from the group consisting of titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), aluminum (Al), and aluminum copper alloy (AlCu).

3. The metal capacitor with damascene structures as claimed in claim 1, wherein the material of the dielectric layer is selected from the group consisting of silicon nitride (Si₃N₄) silicon oxynitride (SiON), silicon carbide (SiC), tantalum oxide (TaO₂) zirconium oxide (ZrO₂), hafnium oxide (HfO₂), and aluminum oxide (Al₂O₃).

4. The metal capacitor with damascene structures as claimed in claim 1, wherein the material of the second metal layer is selected from the group consisting of titanium (Ti), titanium nitride (TiN) tantalum (Ta), tantalum nitride (TaN), aluminum (Al), and aluminum copper alloy (AlCu).

5. The metal capacitor with damascene structures as claimed in claim 1, wherein the thickness of the first metal layer ranges from 100 to 2,000 Å.

6. The metal capacitor with damascene structures as claimed in claim 1, wherein the thickness of the dielectric layer ranges from 100 to 1,200 Å.

7. The metal capacitor with damascene structures as claimed in claim 1, wherein the thickness of the second metal layer ranges from 100 to 2,000 Å.