[go: up one dir, main page]

US20060113616A1 - Selective spacer layer deposition method for forming spacers with different widths - Google Patents

Selective spacer layer deposition method for forming spacers with different widths Download PDF

Info

Publication number
US20060113616A1
US20060113616A1 US11/206,613 US20661305A US2006113616A1 US 20060113616 A1 US20060113616 A1 US 20060113616A1 US 20661305 A US20661305 A US 20661305A US 2006113616 A1 US2006113616 A1 US 2006113616A1
Authority
US
United States
Prior art keywords
spacer layer
spacers
dielectric material
spacer
width
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/206,613
Inventor
Ai-Sen Liu
Baw-Ching Perng
Ming-Ta Lei
Yih-Shung Lin
Cheng-Chung Lin
Chia-Hui Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/206,613 priority Critical patent/US20060113616A1/en
Publication of US20060113616A1 publication Critical patent/US20060113616A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135—Manufacturing their gate conductors
    • H10D84/0142—Manufacturing their gate conductors the gate conductors having different shapes or dimensions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0147—Manufacturing their gate sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Definitions

  • the present invention relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming spacers with different widths on a semiconductor substrate.
  • Fabricating integrated circuits with faster and/or an increasing number of semiconductor devices is a continuing trend in integrated circuit technology.
  • a very influential factor in this trend is technology scaling, i.e., the reduction in transistor feature sizes.
  • Technology scaling has enabled transistors to become smaller, thus allowing for more dense integrated circuits in terms of the number of transistors packed on a chip.
  • Spacers are commonly used in the fabrication of semiconductor devices and integrated circuits.
  • the spacers may be used, for example, to control transistor gate size, source and drain regions placement or other features. Because variously sized transistors and other features are often required in a particular integrated circuit design, spacers of different widths must be utilized during the fabrication thereof.
  • Spacers of different widths are typically formed using conventional etching methods. These etching methods, unfortunately, may damage the thin, dielectric gate insulating layer and substrate. Accordingly, a new method is needed for forming spacers of varying width.
  • a method for forming spacers with different widths on a semiconductor substrate. The method comprises the steps of disposing a first spacer layer over the substrate, defining the first spacer layer into a plurality of spacers of a first width, and disposing a second spacer layer selectively over the first spacer layer of a number of the spacers preselected for the second spacer layer, the predetermined number of the spacers with the second spacer layer each having a second width which is different from the first width.
  • FIGS. 1-7 are cross sectional views illustrating a method for forming spacers with different widths on a semiconductor device according to the present invention.
  • FIGS. 1-7 illustrate a method for forming two or more spacers with different widths on a semiconductor device according to the present invention.
  • the semiconductor device 10 includes a substrate 20 that may be comprised of a semiconductor material, such as single crystal silicon or gallium arsenide.
  • a plurality of features with different line widths are disposed over the substrate 20 and may include, for purposes of illustrating the method of the invention and not limitation, a first gate electrode 30 a of a first length, a second gate electrode 30 b of a second length, and a third gate electrode 30 c of a third length are disposed over the substrate 20 .
  • the different gate lengths used in this embodiment of the invention may be provided, for example, to optimize the transistor performance of an embedded DRAM semiconductor device 10 .
  • the gate electrodes 30 a - 30 c are electrically insulated from the substrate 20 by thin, dielectric gate insulating layers 32 a - 32 c.
  • the gate electrodes 30 a - 30 c may be formed from a polysilicon, such as undoped poly, amorphous poly, doped poly, and the like, using conventional forming methods, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD).
  • the thin, dielectric gate insulating layers 32 a - 32 c may be formed on the substrate 20 from an oxide layer using conventional forming methods, such as physical or chemical vapor deposition, prior to the formation of the gate electrodes 30 a - 30 c .
  • the thin, dielectric gate insulating layers may be formed from a nitride layer.
  • a first dielectric insulating spacer layer 40 is formed over the substrate 10 and gate electrodes 30 a - 30 c using conventional forming methods, such as PVD or CVD.
  • the first spacer layer 40 may be formed from a nitride such as silicon nitride SiN, or an oxide such as silicon oxide SiO 2 .
  • the first spacer layer 40 may be deposited to a thickness ranging from approximately 500 ⁇ to 1000 ⁇ .
  • a first patterned photoresist layer or mask layer (not shown) is provided over the first spacer layer 40 , and the semiconductor device 10 is anisotropically etched to define the first spacer layer 40 into three spacers 50 a - 50 c each having the same width W 1 , adjacent the side walls of the gate electrodes 30 a - 30 c .
  • the anisotropic etch may be performed using a conventional plasma reactive-ion etching method. After etching, the first mask layer is removed.
  • spacers of other widths are formed in accordance with the present invention using selective deposition.
  • spacers having a width W 2 which is greater than width W 1 , may be formed by providing a second mask layer 60 over the spacer 50 a of the first width and adjacent gate electrode 30 a , and then selectively depositing a second spacer layer 70 over the first spacer layer 40 of the two unmasked spacers 50 b and 50 c .
  • the selective deposition may be accomplished by treating the substrate 20 with a plasma to generate dangling bonds on the surface of the first spacer layer 40 of the two unmasked spacers 50 b and 50 c .
  • the dangling bonds alter the chemical properties of the surface, e.g.
  • the second spacer layer 70 may be formed over the substrate using PVD or CVD. The portions 70 a of the second spacer layer 70 overlying the first spacer layers 40 of the unmasked spacers 50 b and 50 c firmly bond thereto via the dangling bonds at the interface of the first spacer layer 40 and the directly overlying portions 70 a of the second spacer layer 70 .
  • the portions 70 b of the second spacer layer 70 directly overlying the untreated features are easily removed using for example, a wet bench, due to the lack of dangling bonds at the interface thereof. After enlarging the spacers 50 b and 50 c , the second mask layer 60 may then be removed.
  • FIG. 5 illustrates the device 10 after removal of the weakly bonded portions of the second spacer layer 70 . As illustrated, the selective deposition process enlarges the spacers 50 b and 50 c to a width W 2 .
  • a third mask layer 80 may be provided over the spacer 50 a of width W 1 and its adjacent gate electrode 30 a and spacer 50 b of width W 2 and its adjacent gate electrode 30 b as illustrated in FIG. 6 .
  • a third spacer layer 90 is then selectively deposited over the second spacer layer portions 70 a of the unmasked spacer 50 c using the selective deposition process described above, i.e., treating the substrate with a plasma to generate dangling bonds on the surface of the second spacer layer portions 70 a of the unmasked spacer 50 c ; forming the third spacer layer 90 over the substrate using PVD or CVD; removing the weakly bonded portions 90 b of the third spacer layer 90 using a wet bench, and removing the third mask layer 80 , thereby leaving the spacer 50 c enlarged by the firmly bonded third spacer layer portions 90 a to a width of W 3 as illustrated in FIG. 7 .
  • the plasma treatment may be performed using conventional CVD processing equipment.
  • the plasma used in this process may comprise an NH 3 or N 2 O plasma, depending upon the composition of the spacer layer to be treated.
  • an NH 3 plasma may be used to generate Si—N dangling bonds over the surface of the SiO 2 first spacer layer.
  • the second spacer layer will then be formed by depositing SiO 2 over the plasma treated first spacer layer.
  • the SiO 2 deposition produces an oxygen-rich, silicon oxynitride (SiON) film over the first spacer layer due to the Si—N dangling bonds, the oxygen-rich SiON film forming the second spacer layer.
  • the unwanted portions of the second spacer layer formed over the other features of the device such as the gate electrodes (made of poly-silicon for example) and the substrate (made of silicon for example), will still be composed of SiO 2 because these features do not have dangling bonds. These unwanted SiO 2 portions of the second spacer layer are easily removed by solvent selectivity due to the different materials.
  • the oxygen-rich SiON film forming the second spacer layer may be treated with an N 2 O plasma to generate Si—O dangling bonds over the surface of the second spacer layer.
  • the third spacer layer will be formed by depositing SiN over the second spacer layer.
  • the SiN deposition produces a nitrogen-rich, SiON film over the second spacer layer, the nitrogen-rich SiON film forming the third spacer layer.
  • the unwanted portions of the third spacer layer formed over the other features of the device are still composed of SiN. These unwanted portions of the third spacer layer are easily removed by solvent selectivity due to the different materials.
  • an N 2 O plasma may be used to generate Si—O dangling bonds over the surface of the SiN first spacer layer.
  • the second spacer layer will then be formed by depositing SiN over the plasma treated first spacer layer.
  • the SiN deposition produces an nitrogen-rich, silicon oxynitride (SiON) film over the first spacer layer due to the Si—O dangling bonds, the nitrogen-rich SiON film forming the second spacer layer.
  • the unwanted portions of the second spacer layer formed over the other features of the device, such as the gate electrodes and the substrate, will still be composed of SiN because these features do not have dangling bonds. These unwanted SiN portions of the second spacer layer are easily removed by solvent selectivity due to the different materials.
  • the nitrogen-rich SiON film forming the second spacer layer is treated with an NH 3 plasma to generate Si—N dangling bonds over the surface of the second spacer layer.
  • the third spacer layer will be formed by depositing SiO 2 over the second spacer layer.
  • the SiO 2 deposition produces an oxygen-rich, SiON film over the second spacer layer, the oxygen-rich SiON film forming the third spacer layer.
  • the unwanted portions of the third spacer layer formed over the other features of the device are still composed of SiO 2 . These unwanted portions of the third spacer layer are easily removed by solvent selectivity due to the different materials.
  • Spacers of increasing widths may be formed by repeating the selective deposition process as many times as desired.
  • the width of a spacer formed in accordance with the present invention is determined by the number of spacer layers used to form the spacer.
  • the present invention addresses and solves the problems associated with forming spacers of varying widths. Through selective deposition to form spacers of varying width, damage to the thin, dielectric gate insulating layer and substrate is avoided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

A method of forming spacers with different widths on a semiconductor substrate, includes the steps of disposing a first spacer layer over the substrate, defining the first spacer layer into a plurality of spacers of a first width, and disposing a second spacer layer selectively over the first spacer layer of a number of the spacers preselected for the second spacer layer, the predetermined number of the spacers with the second spacer layer each having a second width which is different from the first width.

Description

    RELATED APPLICATIONS
  • This application is a divisional of U.S. patent application Ser. No. 10/408,689, filed Apr. 7, 2003. The entire disclosure of U.S. patent application Ser. No. 10/408,689 is incorporated herein by reference.
    • FIELD OF THE INVENTION
  • The present invention relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming spacers with different widths on a semiconductor substrate.
    • BACKGROUND OF THE INVENTION
  • Fabricating integrated circuits with faster and/or an increasing number of semiconductor devices is a continuing trend in integrated circuit technology. A very influential factor in this trend is technology scaling, i.e., the reduction in transistor feature sizes. Technology scaling has enabled transistors to become smaller, thus allowing for more dense integrated circuits in terms of the number of transistors packed on a chip.
  • At virtually the same time that transistors are becoming smaller, chip sizes have been increasing in size. The chip size increase has, in turn, resulted in transistor driving capability decreases and interconnect parasitics increases. Accordingly, integrated circuits, such as, embedded memory circuits, mixed-mode/RF signal circuits, and System on a Chip (SOC) circuits, must be very carefully designed to meet future speed demands. Design issues which are very critical in the development of such circuits include, for example, transistor architecture. Specifically, careful gate design, transistor sizing, and other such feature parameters are extremely important in order to optimize transistor performance.
  • Spacers are commonly used in the fabrication of semiconductor devices and integrated circuits. The spacers may be used, for example, to control transistor gate size, source and drain regions placement or other features. Because variously sized transistors and other features are often required in a particular integrated circuit design, spacers of different widths must be utilized during the fabrication thereof.
  • Spacers of different widths are typically formed using conventional etching methods. These etching methods, unfortunately, may damage the thin, dielectric gate insulating layer and substrate. Accordingly, a new method is needed for forming spacers of varying width.
    • SUMMARY OF THE INVENTION
  • A method is disclosed herein for forming spacers with different widths on a semiconductor substrate. The method comprises the steps of disposing a first spacer layer over the substrate, defining the first spacer layer into a plurality of spacers of a first width, and disposing a second spacer layer selectively over the first spacer layer of a number of the spacers preselected for the second spacer layer, the predetermined number of the spacers with the second spacer layer each having a second width which is different from the first width.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1-7 are cross sectional views illustrating a method for forming spacers with different widths on a semiconductor device according to the present invention.
    • DETAILED DESCRIPTION
  • FIGS. 1-7 illustrate a method for forming two or more spacers with different widths on a semiconductor device according to the present invention.
  • Referring to FIG. 1, there is illustrated a cross-section of a portion of a semiconductor device 10. The semiconductor device 10 includes a substrate 20 that may be comprised of a semiconductor material, such as single crystal silicon or gallium arsenide. A plurality of features with different line widths are disposed over the substrate 20 and may include, for purposes of illustrating the method of the invention and not limitation, a first gate electrode 30 a of a first length, a second gate electrode 30 b of a second length, and a third gate electrode 30 c of a third length are disposed over the substrate 20. The different gate lengths used in this embodiment of the invention may be provided, for example, to optimize the transistor performance of an embedded DRAM semiconductor device 10. The gate electrodes 30 a-30 c are electrically insulated from the substrate 20 by thin, dielectric gate insulating layers 32 a-32 c.
  • The gate electrodes 30 a-30 c may be formed from a polysilicon, such as undoped poly, amorphous poly, doped poly, and the like, using conventional forming methods, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD). The thin, dielectric gate insulating layers 32 a-32 c, may be formed on the substrate 20 from an oxide layer using conventional forming methods, such as physical or chemical vapor deposition, prior to the formation of the gate electrodes 30 a-30 c. In another embodiment, the thin, dielectric gate insulating layers may be formed from a nitride layer.
  • Referring to FIG. 2, a first dielectric insulating spacer layer 40 is formed over the substrate 10 and gate electrodes 30 a-30 c using conventional forming methods, such as PVD or CVD. The first spacer layer 40 may be formed from a nitride such as silicon nitride SiN, or an oxide such as silicon oxide SiO2. The first spacer layer 40 may be deposited to a thickness ranging from approximately 500 Å to 1000 Å.
  • Referring to FIG. 3, a first patterned photoresist layer or mask layer (not shown) is provided over the first spacer layer 40, and the semiconductor device 10 is anisotropically etched to define the first spacer layer 40 into three spacers 50 a-50 c each having the same width W1, adjacent the side walls of the gate electrodes 30 a-30 c. The anisotropic etch may be performed using a conventional plasma reactive-ion etching method. After etching, the first mask layer is removed.
  • Referring to FIG. 4, spacers of other widths are formed in accordance with the present invention using selective deposition. For example, spacers having a width W2, which is greater than width W1, may be formed by providing a second mask layer 60 over the spacer 50 a of the first width and adjacent gate electrode 30 a, and then selectively depositing a second spacer layer 70 over the first spacer layer 40 of the two unmasked spacers 50 b and 50 c. The selective deposition may be accomplished by treating the substrate 20 with a plasma to generate dangling bonds on the surface of the first spacer layer 40 of the two unmasked spacers 50 b and 50 c. The dangling bonds alter the chemical properties of the surface, e.g. the bonding properties, solvent resistivity properties, and the like. The plasma treatment does not generate dangling bonds on the unmasked gate electrodes 30 b and 30 c and the substrate 20 because these features are made from different materials than the first spacer layer 40. After the plasma treatment, the second spacer layer 70 may be formed over the substrate using PVD or CVD. The portions 70 a of the second spacer layer 70 overlying the first spacer layers 40 of the unmasked spacers 50 b and 50 c firmly bond thereto via the dangling bonds at the interface of the first spacer layer 40 and the directly overlying portions 70 a of the second spacer layer 70. However, the portions 70 b of the second spacer layer 70 directly overlying the untreated features are easily removed using for example, a wet bench, due to the lack of dangling bonds at the interface thereof. After enlarging the spacers 50 b and 50 c, the second mask layer 60 may then be removed.
  • FIG. 5 illustrates the device 10 after removal of the weakly bonded portions of the second spacer layer 70. As illustrated, the selective deposition process enlarges the spacers 50 b and 50 c to a width W2.
  • If spacers having a width W3, which is greater than width W2, are desired, a third mask layer 80 may be provided over the spacer 50 a of width W1 and its adjacent gate electrode 30 a and spacer 50 b of width W2 and its adjacent gate electrode 30 b as illustrated in FIG. 6. A third spacer layer 90 is then selectively deposited over the second spacer layer portions 70 a of the unmasked spacer 50 c using the selective deposition process described above, i.e., treating the substrate with a plasma to generate dangling bonds on the surface of the second spacer layer portions 70 a of the unmasked spacer 50 c; forming the third spacer layer 90 over the substrate using PVD or CVD; removing the weakly bonded portions 90 b of the third spacer layer 90 using a wet bench, and removing the third mask layer 80, thereby leaving the spacer 50 c enlarged by the firmly bonded third spacer layer portions 90 a to a width of W3 as illustrated in FIG. 7.
  • The plasma treatment may be performed using conventional CVD processing equipment. The plasma used in this process may comprise an NH3 or N2O plasma, depending upon the composition of the spacer layer to be treated. For example, in one embodiment of the invention where the first spacer layer is composed of SiO2, an NH3 plasma may be used to generate Si—N dangling bonds over the surface of the SiO2 first spacer layer. The second spacer layer will then be formed by depositing SiO2 over the plasma treated first spacer layer. The SiO2 deposition produces an oxygen-rich, silicon oxynitride (SiON) film over the first spacer layer due to the Si—N dangling bonds, the oxygen-rich SiON film forming the second spacer layer. The unwanted portions of the second spacer layer formed over the other features of the device, such as the gate electrodes (made of poly-silicon for example) and the substrate (made of silicon for example), will still be composed of SiO2 because these features do not have dangling bonds. These unwanted SiO2 portions of the second spacer layer are easily removed by solvent selectivity due to the different materials.
  • If a third spacer layer is desired, the oxygen-rich SiON film forming the second spacer layer may be treated with an N2O plasma to generate Si—O dangling bonds over the surface of the second spacer layer. Next, the third spacer layer will be formed by depositing SiN over the second spacer layer. The SiN deposition produces a nitrogen-rich, SiON film over the second spacer layer, the nitrogen-rich SiON film forming the third spacer layer. The unwanted portions of the third spacer layer formed over the other features of the device are still composed of SiN. These unwanted portions of the third spacer layer are easily removed by solvent selectivity due to the different materials.
  • In a second embodiment of the invention where the first spacer layer is composed of SiN, an N2O plasma may be used to generate Si—O dangling bonds over the surface of the SiN first spacer layer. The second spacer layer will then be formed by depositing SiN over the plasma treated first spacer layer. The SiN deposition produces an nitrogen-rich, silicon oxynitride (SiON) film over the first spacer layer due to the Si—O dangling bonds, the nitrogen-rich SiON film forming the second spacer layer. The unwanted portions of the second spacer layer formed over the other features of the device, such as the gate electrodes and the substrate, will still be composed of SiN because these features do not have dangling bonds. These unwanted SiN portions of the second spacer layer are easily removed by solvent selectivity due to the different materials.
  • If a third spacer layer is desired, the nitrogen-rich SiON film forming the second spacer layer is treated with an NH3 plasma to generate Si—N dangling bonds over the surface of the second spacer layer. Next, the third spacer layer will be formed by depositing SiO2 over the second spacer layer. The SiO2 deposition produces an oxygen-rich, SiON film over the second spacer layer, the oxygen-rich SiON film forming the third spacer layer. The unwanted portions of the third spacer layer formed over the other features of the device are still composed of SiO2. These unwanted portions of the third spacer layer are easily removed by solvent selectivity due to the different materials.
  • Spacers of increasing widths may be formed by repeating the selective deposition process as many times as desired. The width of a spacer formed in accordance with the present invention is determined by the number of spacer layers used to form the spacer.
  • The present invention addresses and solves the problems associated with forming spacers of varying widths. Through selective deposition to form spacers of varying width, damage to the thin, dielectric gate insulating layer and substrate is avoided.
  • While the foregoing invention has been described with reference to the above embodiments, various modifications and changes can be made without departing from the spirit of the invention. Accordingly, all such modifications and changes are considered to be within the scope of the appended claims.

Claims (7)

1-24. (canceled)
25. A semiconductor device comprising:
a substrate;
a plurality of spacers disposed on the substrate;
a first number of the spacers formed by a first spacer layer of a first dielectric material, the first spacer having a first width; and
a second number of the spacers defined by the first spacer layer of the first dielectric material and at least a second spacer layer of a second dielectric material, the second spacer having a second width which is different than the first width, the at least second dielectric material comprising one of an oxygen-rich SiON and a nitrogen-rich SiON.
26. The semiconductor device according to claim 25, wherein the first dielectric material comprises SiO2 and the second dielectric material comprises the oxygen-rich SiON.
27. The semiconductor device according to claim 26, further comprising a third number of the spacers defined by the first spacer layer of the first dielectric material, the second spacer layer of the second dielectric material, and a third spacer layer of a third dielectric material, the third spacer having a third width which is different than the first and second widths, the third dielectric material comprising the nitrogen-rich SiON.
28. The semiconductor device according to claim 25, further comprising a third number of the spacers defined by the first spacer layer of the first dielectric material, the second spacer layer of the second dielectric material, and a third spacer layer of a third dielectric material, the third spacer having a third width which is different than the first and second widths, the third dielectric material comprising one of the oxygen-rich SiON and the nitrogen-rich SiON.
29. The semiconductor device according to claim 25, wherein the first dielectric material comprises SiN and the second dielectric material comprises the nitrogen-rich SiON.
30. The semiconductor device according to claim 29, further comprising a third number of the spacers defined by the first spacer layer of the first dielectric material, the second spacer layer of the second dielectric material, and a third spacer layer of a third dielectric material, the third spacer having a third width which is different than the first and second widths, the third dielectric material comprising the oxygen-rich SiON.
US11/206,613 2003-04-07 2005-08-18 Selective spacer layer deposition method for forming spacers with different widths Abandoned US20060113616A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/206,613 US20060113616A1 (en) 2003-04-07 2005-08-18 Selective spacer layer deposition method for forming spacers with different widths

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/408,689 US6943077B2 (en) 2003-04-07 2003-04-07 Selective spacer layer deposition method for forming spacers with different widths
US11/206,613 US20060113616A1 (en) 2003-04-07 2005-08-18 Selective spacer layer deposition method for forming spacers with different widths

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/408,689 Division US6943077B2 (en) 2003-04-07 2003-04-07 Selective spacer layer deposition method for forming spacers with different widths

Publications (1)

Publication Number Publication Date
US20060113616A1 true US20060113616A1 (en) 2006-06-01

Family

ID=33097783

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/408,689 Expired - Fee Related US6943077B2 (en) 2003-04-07 2003-04-07 Selective spacer layer deposition method for forming spacers with different widths
US11/206,613 Abandoned US20060113616A1 (en) 2003-04-07 2005-08-18 Selective spacer layer deposition method for forming spacers with different widths

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/408,689 Expired - Fee Related US6943077B2 (en) 2003-04-07 2003-04-07 Selective spacer layer deposition method for forming spacers with different widths

Country Status (3)

Country Link
US (2) US6943077B2 (en)
CN (1) CN1328759C (en)
TW (1) TWI247361B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090189193A1 (en) * 2006-06-30 2009-07-30 Intel Corporation Selective spacer formation on transistors of different classes on the same device
WO2013048769A1 (en) * 2011-09-30 2013-04-04 Tokyo Electron Limited Multi-layer pattern from alternate ald processes

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7064027B2 (en) * 2003-11-13 2006-06-20 International Business Machines Corporation Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance
US7341906B2 (en) * 2005-05-19 2008-03-11 Micron Technology, Inc. Method of manufacturing sidewall spacers on a memory device, and device comprising same
US7820539B2 (en) * 2006-02-28 2010-10-26 Freescale Semiconductor, Inc. Method for separately optimizing spacer width for two transistor groups using a recess spacer etch (RSE) integration
US20080206945A1 (en) * 2007-02-28 2008-08-28 Stmicroelectronics S.R.L. Process for forming differential spaces in electronics device integrated on a semiconductor substrate
US8129764B2 (en) 2008-06-11 2012-03-06 Aptina Imaging Corporation Imager devices having differing gate stack sidewall spacers, method for forming such imager devices, and systems including such imager devices
JP5442235B2 (en) * 2008-11-06 2014-03-12 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
US8492236B1 (en) * 2012-01-12 2013-07-23 Globalfoundries Singapore Pte. Ltd. Step-like spacer profile
US20150372107A1 (en) * 2014-06-18 2015-12-24 Stmicroelectronics, Inc. Semiconductor devices having fins, and methods of forming semiconductor devices having fins
US10790154B2 (en) * 2018-02-07 2020-09-29 Tokyo Electron Limited Method of line cut by multi-color patterning technique
US20230345692A1 (en) * 2022-04-26 2023-10-26 Qualcomm Incorporated Gate spacer structure

Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5460998A (en) * 1995-03-17 1995-10-24 Taiwan Semiconductor Manufacturing Company Integrated P+ implant sequence in DPDM process for suppression of GIDL
US5656518A (en) * 1996-09-13 1997-08-12 Advanced Micro Devices, Inc. Method for fabrication of a non-symmetrical transistor
US5783475A (en) * 1995-11-13 1998-07-21 Motorola, Inc. Method of forming a spacer
US5849616A (en) * 1990-04-03 1998-12-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device
US5882973A (en) * 1997-01-27 1999-03-16 Advanced Micro Devices, Inc. Method for forming an integrated circuit having transistors of dissimilarly graded junction profiles
US5965464A (en) * 1997-09-01 1999-10-12 United Microelectronics Corp. Manufacturing method of double spacer structure for mixed-mode IC
US6074908A (en) * 1999-05-26 2000-06-13 Taiwan Semiconductor Manufacturing Company Process for making merged integrated circuits having salicide FETS and embedded DRAM circuits
US6150223A (en) * 1999-04-07 2000-11-21 United Microelectronics Corp. Method for forming gate spacers with different widths
US6174756B1 (en) * 1997-09-30 2001-01-16 Siemens Aktiengesellschaft Spacers to block deep junction implants and silicide formation in integrated circuits
US6194258B1 (en) * 2000-01-18 2001-02-27 Taiwan Semiconductor Manufacturing Company Method of forming an image sensor cell and a CMOS logic circuit device
US6228761B1 (en) * 1999-10-14 2001-05-08 Advanced Micro Devices, Inc. Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide
US6248623B1 (en) * 1999-11-12 2001-06-19 United Microelectronics Corp. Method for manufacturing embedded memory with different spacer widths
US6261891B1 (en) * 2000-01-28 2001-07-17 United Microelectronics Corp. Method of forming a passivation layer of a DRAM
US6297535B1 (en) * 1997-07-18 2001-10-02 Advanced Micro Devices, Inc. Transistor having a gate dielectric which is substantially resistant to drain-side hot carrier injection
US6316304B1 (en) * 2000-07-12 2001-11-13 Chartered Semiconductor Manufacturing Ltd. Method of forming spacers of multiple widths
US6316321B1 (en) * 1999-05-19 2001-11-13 United Microelectronics Corp. Method for forming MOSFET
US6323519B1 (en) * 1998-10-23 2001-11-27 Advanced Micro Devices, Inc. Ultrathin, nitrogen-containing MOSFET sidewall spacers using low-temperature semiconductor fabrication process
US6344398B1 (en) * 2000-10-17 2002-02-05 United Microelectronics Corp. Method for forming transistor devices with different spacer width
US6350696B1 (en) * 2000-09-28 2002-02-26 Advanced Micro Devices, Inc. Spacer etch method for semiconductor device
US6352940B1 (en) * 1998-06-26 2002-03-05 Intel Corporation Semiconductor passivation deposition process for interfacial adhesion
US6395596B1 (en) * 2001-03-29 2002-05-28 United Microelectronics Corp. Method of fabricating a MOS transistor in an embedded memory
US6403487B1 (en) * 1997-09-13 2002-06-11 United Microelectronics Corp. Method of forming separated spacer structures in mixed-mode integrated circuits
US6440875B1 (en) * 2001-05-02 2002-08-27 Taiwan Semiconductor Manufacturing Co., Ltd Masking layer method for forming a spacer layer with enhanced linewidth control
US6455389B1 (en) * 2001-06-01 2002-09-24 Kuo-Tai Huang Method for preventing a by-product ion moving from a spacer
US6495889B1 (en) * 2000-05-15 2002-12-17 Oki Electric Industry Co., Ltd. Semiconductor device having self-aligned contacts
US6506642B1 (en) * 2001-12-19 2003-01-14 Advanced Micro Devices, Inc. Removable spacer technique
US6534388B1 (en) * 2000-09-27 2003-03-18 Chartered Semiconductor Manufacturing Ltd. Method to reduce variation in LDD series resistance
US6537885B1 (en) * 2002-05-09 2003-03-25 Infineon Technologies Ag Transistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer
US6541823B1 (en) * 1997-06-09 2003-04-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor device including multiple field effect transistors and manufacturing method thereof
US6555868B2 (en) * 2000-07-12 2003-04-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6596576B2 (en) * 2001-04-10 2003-07-22 Applied Materials, Inc. Limiting hydrogen ion diffusion using multiple layers of SiO2 and Si3N4
US6713392B1 (en) * 2000-10-05 2004-03-30 Advanced Micro Devices, Inc. Nitrogen oxide plasma treatment for reduced nickel silicide bridging
US6730556B2 (en) * 2001-12-12 2004-05-04 Texas Instruments Incorporated Complementary transistors with controlled drain extension overlap
US6809033B1 (en) * 2001-11-07 2004-10-26 Fasl, Llc Innovative method of hard mask removal
US7057237B2 (en) * 2003-06-09 2006-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming devices with multiple spacer widths

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW396517B (en) * 1998-09-18 2000-07-01 United Microelectronics Corp A manufacturing method of Metal-Oxide Semiconductor devices
US6344416B1 (en) * 2000-03-10 2002-02-05 International Business Machines Corporation Deliberate semiconductor film variation to compensate for radial processing differences, determine optimal device characteristics, or produce small productions
JP2002064096A (en) * 2000-08-21 2002-02-28 Nagoya Industrial Science Research Inst Semiconductor device and manufacturing method thereof
CN1391277A (en) * 2001-06-07 2003-01-15 矽统科技股份有限公司 Interconnecting wire structure with double-layer dielectric spacers and manufacturing method thereof
US20030013307A1 (en) * 2001-07-16 2003-01-16 Chin-Fu Lin Method of fabricating a self-aligned landing via

Patent Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5849616A (en) * 1990-04-03 1998-12-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device
US5460998A (en) * 1995-03-17 1995-10-24 Taiwan Semiconductor Manufacturing Company Integrated P+ implant sequence in DPDM process for suppression of GIDL
US5783475A (en) * 1995-11-13 1998-07-21 Motorola, Inc. Method of forming a spacer
US5656518A (en) * 1996-09-13 1997-08-12 Advanced Micro Devices, Inc. Method for fabrication of a non-symmetrical transistor
US5882973A (en) * 1997-01-27 1999-03-16 Advanced Micro Devices, Inc. Method for forming an integrated circuit having transistors of dissimilarly graded junction profiles
US6541823B1 (en) * 1997-06-09 2003-04-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor device including multiple field effect transistors and manufacturing method thereof
US6297535B1 (en) * 1997-07-18 2001-10-02 Advanced Micro Devices, Inc. Transistor having a gate dielectric which is substantially resistant to drain-side hot carrier injection
US5965464A (en) * 1997-09-01 1999-10-12 United Microelectronics Corp. Manufacturing method of double spacer structure for mixed-mode IC
US6403487B1 (en) * 1997-09-13 2002-06-11 United Microelectronics Corp. Method of forming separated spacer structures in mixed-mode integrated circuits
US6174756B1 (en) * 1997-09-30 2001-01-16 Siemens Aktiengesellschaft Spacers to block deep junction implants and silicide formation in integrated circuits
US6352940B1 (en) * 1998-06-26 2002-03-05 Intel Corporation Semiconductor passivation deposition process for interfacial adhesion
US6323519B1 (en) * 1998-10-23 2001-11-27 Advanced Micro Devices, Inc. Ultrathin, nitrogen-containing MOSFET sidewall spacers using low-temperature semiconductor fabrication process
US6150223A (en) * 1999-04-07 2000-11-21 United Microelectronics Corp. Method for forming gate spacers with different widths
US6316321B1 (en) * 1999-05-19 2001-11-13 United Microelectronics Corp. Method for forming MOSFET
US6074908A (en) * 1999-05-26 2000-06-13 Taiwan Semiconductor Manufacturing Company Process for making merged integrated circuits having salicide FETS and embedded DRAM circuits
US6228761B1 (en) * 1999-10-14 2001-05-08 Advanced Micro Devices, Inc. Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide
US6248623B1 (en) * 1999-11-12 2001-06-19 United Microelectronics Corp. Method for manufacturing embedded memory with different spacer widths
US6194258B1 (en) * 2000-01-18 2001-02-27 Taiwan Semiconductor Manufacturing Company Method of forming an image sensor cell and a CMOS logic circuit device
US6261891B1 (en) * 2000-01-28 2001-07-17 United Microelectronics Corp. Method of forming a passivation layer of a DRAM
US6495889B1 (en) * 2000-05-15 2002-12-17 Oki Electric Industry Co., Ltd. Semiconductor device having self-aligned contacts
US6316304B1 (en) * 2000-07-12 2001-11-13 Chartered Semiconductor Manufacturing Ltd. Method of forming spacers of multiple widths
US6555868B2 (en) * 2000-07-12 2003-04-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6534388B1 (en) * 2000-09-27 2003-03-18 Chartered Semiconductor Manufacturing Ltd. Method to reduce variation in LDD series resistance
US6350696B1 (en) * 2000-09-28 2002-02-26 Advanced Micro Devices, Inc. Spacer etch method for semiconductor device
US6713392B1 (en) * 2000-10-05 2004-03-30 Advanced Micro Devices, Inc. Nitrogen oxide plasma treatment for reduced nickel silicide bridging
US6344398B1 (en) * 2000-10-17 2002-02-05 United Microelectronics Corp. Method for forming transistor devices with different spacer width
US6395596B1 (en) * 2001-03-29 2002-05-28 United Microelectronics Corp. Method of fabricating a MOS transistor in an embedded memory
US6596576B2 (en) * 2001-04-10 2003-07-22 Applied Materials, Inc. Limiting hydrogen ion diffusion using multiple layers of SiO2 and Si3N4
US6440875B1 (en) * 2001-05-02 2002-08-27 Taiwan Semiconductor Manufacturing Co., Ltd Masking layer method for forming a spacer layer with enhanced linewidth control
US6455389B1 (en) * 2001-06-01 2002-09-24 Kuo-Tai Huang Method for preventing a by-product ion moving from a spacer
US6809033B1 (en) * 2001-11-07 2004-10-26 Fasl, Llc Innovative method of hard mask removal
US6730556B2 (en) * 2001-12-12 2004-05-04 Texas Instruments Incorporated Complementary transistors with controlled drain extension overlap
US6506642B1 (en) * 2001-12-19 2003-01-14 Advanced Micro Devices, Inc. Removable spacer technique
US6537885B1 (en) * 2002-05-09 2003-03-25 Infineon Technologies Ag Transistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer
US7057237B2 (en) * 2003-06-09 2006-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming devices with multiple spacer widths

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090189193A1 (en) * 2006-06-30 2009-07-30 Intel Corporation Selective spacer formation on transistors of different classes on the same device
US20110157854A1 (en) * 2006-06-30 2011-06-30 Giuseppe Curello Selective spacer formation on transistors of different classes on the same device
US8154067B2 (en) 2006-06-30 2012-04-10 Intel Corporation Selective spacer formation on transistors of different classes on the same device
US8174060B2 (en) * 2006-06-30 2012-05-08 Intel Corporation Selective spacer formation on transistors of different classes on the same device
WO2013048769A1 (en) * 2011-09-30 2013-04-04 Tokyo Electron Limited Multi-layer pattern from alternate ald processes
KR20140069326A (en) * 2011-09-30 2014-06-09 도쿄엘렉트론가부시키가이샤 Multi-layer pattern from alternate ald processes
US8809169B2 (en) 2011-09-30 2014-08-19 Tokyo Electron Limited Multi-layer pattern for alternate ALD processes
KR101607037B1 (en) 2011-09-30 2016-03-28 도쿄엘렉트론가부시키가이샤 Multi-layer pattern from alternate ald processes

Also Published As

Publication number Publication date
CN1542912A (en) 2004-11-03
TWI247361B (en) 2006-01-11
US20040198060A1 (en) 2004-10-07
CN1328759C (en) 2007-07-25
TW200421486A (en) 2004-10-16
US6943077B2 (en) 2005-09-13

Similar Documents

Publication Publication Date Title
US11282750B2 (en) Contact structure and method of fabricating the same
US7176137B2 (en) Method for multiple spacer width control
JP2968180B2 (en) Method of forming integrated circuit
US5963841A (en) Gate pattern formation using a bottom anti-reflective coating
US7659561B2 (en) Methods of fabricating semiconductor devices and structures thereof
US20060214237A1 (en) Using different gate dielectrics with NMOS and PMOS transistors of a complementary metal oxide semiconductor integrated circuit
CN1282103A (en) Technological process for making different gate medium thicknesses by using polysilicon mask and chemical mechanical process
CN110571333B (en) Manufacturing method of undoped transistor device
US9779944B1 (en) Method and structure for cut material selection
US6943077B2 (en) Selective spacer layer deposition method for forming spacers with different widths
US6121123A (en) Gate pattern formation using a BARC as a hardmask
US6596609B2 (en) Method of fabricating a feature in an integrated circuit using two edge definition layers and a spacer
US20030129815A1 (en) Hardmask gate patterning technique for all transistors using spacer gate approach for critical dimension control
US8053317B2 (en) Method and structure for improving uniformity of passive devices in metal gate technology
US7011929B2 (en) Method for forming multiple spacer widths
US20230395425A1 (en) Contact via structures of semiconductor devices
US7960234B2 (en) Multiple-gate MOSFET device and associated manufacturing methods
KR100835825B1 (en) Semiconductor device and manufacturing method thereof
US10943819B2 (en) Semiconductor structure having a plurality of capped protrusions
WO2005048343A1 (en) A method for manufacturing high density flash memory and high performance logic on a single die
US7364953B2 (en) Manufacturing method to construct semiconductor-on-insulator with conductor layer sandwiched between buried dielectric layer and semiconductor layers
US20030036276A1 (en) Method for forming high resistance resistor with integrated high voltage device process
US6197630B1 (en) Method of fabricating a narrow bit line structure
KR100580581B1 (en) Manufacturing Method of Semiconductor Device
KR100466026B1 (en) Method for manufacturing conducting layer pattern on the semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION